

 SPERRY RAND

**UNIVAC**

**1108**

MULTI-PROCESSOR  
SYSTEM

SYSTEM  
DESCRIPTION

This manual describes a UNIVAC system. It is as complete and accurate at the time of publication as is feasible by current design standards. The Unisys Division will issue complete revisions of this manual when necessary. The Unisys Division reserves the right to make such additions, corrections, and/or deletions as, in its judgment of the Unisys Division, are required by the development of its systems. To assure that you have the current version of this manual and for the current status of the system, contact your local Unisys Representative.

UNIVAC is a registered trademark of Sperry Rand Corporation.

Other trademarks of Sperry Rand Corporation appearing in the text of this publication are:

UNISERVO  
PASTRAND  
IN-SCOPE  
PAGEWRITER

## CONTENTS

<b>CONTENTS</b>	<b>1 to 6</b>
<b>1. INTRODUCTION</b>	<b>1-1 to 1-4</b>
<b>2. SYSTEM DESCRIPTION</b>	<b>2-1 to 2-12</b>
<b>2.1. GENERAL</b>	<b>2-1</b>
<b>2.2. SYSTEM COMPONENTS</b>	<b>2-1</b>
<b>2.2.1. Central Processor</b>	<b>2-2</b>
<b>2.2.2. The I/O Control Controller</b>	<b>2-2</b>
<b>2.2.3. Main Storage</b>	<b>2-3</b>
<b>2.2.4. Auxiliary Storage</b>	<b>2-3</b>
<b>2.2.5. Interconnection Components</b>	<b>2-4</b>
<b>2.2.5.1. Shared Memory Interface</b>	<b>2-4</b>
<b>2.2.5.2. Multi-Module Access Unit</b>	<b>2-7</b>
<b>2.2.5.3. Availability Control Unit</b>	<b>2-7</b>
<b>2.2.5.4. Display Generation</b>	<b>2-8</b>
<b>2.2.6. Configuration</b>	<b>2-9</b>
<b>2.4. UNIVAC ARRAY PROCESSOR</b>	<b>2-12</b>
<b>3. MAIN STORAGE</b>	<b>3-1 to 3-5</b>
<b>3.1. GENERAL</b>	<b>3-1</b>
<b>3.2. STORAGE MODULE</b>	<b>3-2</b>
<b>3.3. MULTIMODULE ADDRESSING FORMATS</b>	<b>3-2</b>
<b>3.4. PACKAGING</b>	<b>3-3</b>
<b>3.5. STORAGE MANAGEMENT</b>	<b>3-5</b>
<b>3.5.1. ADDRESSING</b>	<b>3-5</b>
<b>3.5.1.1. Block Addressing</b>	<b>3-5</b>
<b>3.5.1.2. Indexed Addressing</b>	<b>3-5</b>
<b>3.5.1.3. Relative Addressing</b>	<b>3-6</b>
<b>3.5.2. STORAGE PROTECT CY</b>	<b>3-6</b>
<b>3.5.2.1. Storage Protection Modes</b>	<b>3-6</b>
<b>3.5.2.1.1. Program Mode</b>	<b>3-6</b>
<b>3.5.2.1.2. User Program Mode</b>	<b>3-6</b>
<b>3.5.2.2. Local Protection</b>	<b>3-6</b>
<b>3.5.3. CACHE ADDRESSING</b>	<b>3-6</b>

<b>4. 1108 PROCESSOR</b>	4-1 to 4-21
<b>4.1. GENERAL</b>	4-1
<b>4.2. PRINCIPAL REGISTERS</b>	4-2
<b>4.2.1. INSTRUCTION WORD FORMAT</b>	4-2
4.2.1.1. Function Code - i Field	4-2
4.2.1.2. Condition Codes or Control Address Register - j Field	4-2
4.2.1.3. Control Register - k Field	4-2
4.2.1.4. Index Register Designator - l Field	4-2
4.2.1.5. Index Modification Designator - m Field	4-2
4.2.1.6. Indirect Address Register - n Field	4-2
4.2.1.7. Address Field - o Field	4-2
<b>4.4. CONTROL REGISTERS</b>	4-3
4.4.1. Index Registers	4-3
4.4.2. Arithmetic Registers	4-4
4.4.3. Processor Control Registers	4-4
4.4.4. P Reg Area	4-5
4.4.4.1. R0 - Real Time Counter	4-5
4.4.4.2. R1 - Repeat Counter	4-6
4.4.4.3. R2 - Mask Register	4-6
<b>4.5. ARITHMETIC SECTION</b>	4-7
4.5.1. Type Indicators	4-7
4.5.2. Arithmetic Instructions	4-7
4.5.3. Positive-Negative Transitions	4-7
4.5.4. Special Word Arithmetic	4-8
4.5.5. Splitting	4-9
4.5.6. Double Precision Fixed Point Arithmetic	4-9
4.5.7. Floating-Point Arithmetic	4-9
<b>4.6. EXECUTIVE SYSTEM CONTROL FEATURES</b>	4-11
4.6.1. Processor State Register	4-11
4.6.2. Interrupts	4-13
4.6.3. Guard Mode	4-13
<b>4.7. INSTRUCTION REPERTOIRE</b>	4-15
4.7.1. Data Transfer Instructions	4-15
4.7.2. Fixed-Point Arithmetic	4-15
4.7.3. Floating-Point Arithmetic	4-15
4.7.4. Index Register Instructions	4-17
4.7.5. Logical Instructions	4-17
4.7.6. Shift Instructions	4-18
4.7.7. Repeated Search Instructions	4-19
4.7.8. Unconditional Jump Instructions	4-21
4.7.9. Conditional Jump Instructions	4-21
4.7.10. Test (or Setup) Instructions	4-21
4.7.11. Executive System Control Instructions	4-21
4.7.12. Trap/Interrupt Instructions	4-21
4.7.13. Other Instructions	4-21

<b>5. SHARED PROCESSING SYSTEM</b>	<b>5-1 to 5-4</b>
5.1. GLR1-PL	5-1
5.2. SYSTEM COMPONENTS	5-2
5.2.1. Top Level CPU "P" Processor	5-2
5.2.2. Computational Processor	5-2
5.2.3. Main Storage	5-2
5.2.4. Auxiliary Storage	5-3
5.2.5. Peripheral Subsystems	5-3
<b>6. PROCESSOR INPUT/OUTPUT CONTROL SECTION</b>	<b>6-1 to 6-7</b>
6.1. GLR1-PL DESCRIPTION	6-1
6.2. PERIPHERAL CONTROL	6-1
6.3. INTERNALLY SPECIFIED INDEX WORD	6-1
6.4. EXTERNAL INDEX WORD ADDRESS WORD	6-2
6.5. BUFFER MODE DATA TRANSFERS	6-2
6.6. INPUT/OUTPUT INSTRUCTIONS	6-4
6.6.1. Data Words	6-5
6.6.2. Error Words	6-5
6.6.3. Index Words	6-5
6.6.4. Status Words	6-5
6.7. PRIORITY CONTROL	6-5
6.8. INPUT/OUTPUT INSTRUCTIONS	6-6
6.8.1. Monitored Instructions	6-7
<b>7. THE INPUT/OUTPUT CONTROL</b>	<b>7-1 to 7-5</b>
7.1. GENERAL DESCRIPTION	7-1
7.2. POINTER REGISTERS	7-1
7.3. DS1 AND SI	7-3
7.4. COMMAND AND CONTROL WORDS	7-3
7.4.1. IOU Command Word	7-4
7.4.2. Data Pending	7-4
7.4.3. External Function Access Control Word	7-5
7.4.4. Disk Access Control Word	7-5
<b>8. PERIPHERAL SUBSYSTEMS</b>	<b>8-1 to 8-25</b>
8.1. AVAILABLE UNIVAC EQUIPMENT	8-1
8.2. THE FLYING HEAD DRIVES	8-3
8.2.1. FH-102/F-1/82 Magnetic Drum Subsystem	8-4
8.2.2. F-1/82 Magnetic Drum Subsystem	8-5
8.2.3. FH-1732 Magnetic Drum Subsystem	8-6
8.2.4. FH-400 Magnetic Drum Subsystem	8-7

8.1. MASS STORAGE SUBSYSTEMS	8-E
8.1.1. UNIVAC Mass Storage Subsystems	8-L
8.1.2. UNIVAC 5114 Disc Subsystem	8-JJ
8.4. UNISERVO MAGNETIC TAPE SUBSYSTEM	8-13
8.4.1. UNISERVO V-10 Magnetic Tape Subsystem	8-11
8.4.2. UNISERVO V-10 Magnetic Tape Subsystem	8-16
8.4.3. UNISERVO 2 Magnetic Tape Subsystem	8-18
8.4.4. UNISERVO 10 Magnetic Tape Subsystem	8-19
8.5. UNIVAC HIGH SPEED PRINTER SUBSYSTEM	8-21
8.6. PUNCH/CARD SUBSYSTEM	8-23
8.6.1. UNIVAC Card Reader	8-23
8.6.2. UNIVAC Card Punch	8-24
8.7. UTILIZED CHANNEL STORAGE SUBSYSTEM	8-25
DATA COMMUNICATIONS	9-E to 9-H
9.1. GENERAL	9-1
9.2. UNIVAC 1108 COMMUNICATIONS SUBSYSTEM	9-1
9.3. SYNC. RONDOUS DATA TERMINALS	9-2
9.3.1. Round Robin Synchronous	9-2
9.3.2. Communication Terminal Synchronous	9-3
9.4. UNIVAC DATA COMMUNICATION TERMINAL (DCT) 200	9-4
9.5. UNIVAC DATA COMMUNICATION TERMINAL (DCT) 100	9-7
9.6. UNIVAC COMMUNICATION TERMINAL (DCT) 500	9-10
9.7. UNISCOPE 300 VISUAL COMMUNICATION TERMINAL SUBSYSTEM	9-12
9.7.1. The Keyboard	9-12
9.7.2. CRT Display	9-13
9.7.3. Subsystem Configurations	9-13
9.7.4. Security	9-13
9.7.5. Special Features	9-14
9.8. UNISCOPE 200 VISUAL COMMUNICATION TERMINAL SUBSYSTEM	9-15
9.9. UNIVAC 1108/300 CNS TC/REMOTE SUBSYSTEMS	9-17
9.9.1. THE UNIVAC DATA COMMUNICATION SUBSYSTEM (1108)	9-19

<b>10. PROGRAMMED SYSTEMS SUPPORT</b>	<b>10-1 to 10-20</b>
<b>10.1. DIVISIONAL SOFTWARE</b>	<b>10-1</b>
<b>10.2. THE EXECUTIVE SYSTEM</b>	<b>10-2</b>
10.2.1. Multiple Modes of Operation	10-2
10.2.1.1. Batch Processing	10-2
10.2.1.2. Demand Processing (Time-Sharing)	10-2
10.2.1.3. Real Time	10-2
10.2.1.4. Multiprogramming	10-3
10.2.2. Techniques for Utilization of Mass Storage	10-3
10.2.3. The Primary Functional Areas of the Executive System	10-3
10.2.3.1. Executive Control Language	10-3
10.2.3.2. The Supervisor	10-4
10.2.3.3. File Setting	10-4
10.2.3.4. Storage Compacting	10-4
10.2.3.5. Facilities Assignment	10-5
10.2.3.6. The Diagnostic System	10-5
10.2.3.7. Operator Communications	10-5
10.2.3.8. Diagnostic System	10-6
10.2.3.9. Input/Output Device Managers	10-6
10.2.3.10. Auxiliary Processors	10-6
10.2.3.11. Utilities	10-6
10.2.3.12. Processor Interface Subroutines	10-6
10.2.3.13. System Routines	10-6
<b>10.4. THE ASSEMBLER</b>	<b>10-6</b>
10.4.1. Symbolic Coding Format	10-7
10.4.2. Assembler Directives	10-7
10.4.3. Additional Features	10-7
<b>10.5. FORTRAN V</b>	<b>10-7</b>
10.5.1. Language Extensions and Enhancements	10-8
10.5.2. Compiler Organization	10-12
<b>10.6. CONVERSATIONAL FORTRAN V</b>	<b>10-12</b>
10.6.1. System Features	10-12
10.6.2. System Concepts	10-13
10.6.3. Conversational FORTRAN Processor and the Executive System	10-14
10.6.4. Conversational FORTRAN Language	10-14
<b>10.7. FROM FORTRAN II TO FORTRAN V TRANSLATOR</b>	<b>10-14</b>
<b>10.7.1. COBOL</b>	<b>10-15</b>
<b>10.7.1.1. FC AND COBOL</b>	<b>10-15</b>
10.7.1.1.1. ANSI Standard COBOL Features	10-15
10.7.1.1.2. Extensions to FC AND Standard COBOL	10-16
10.7.1.2. DOD COBOL	10-16
10.7.1.2.1. DOD COBOL Features	10-17
10.7.1.2.2. Extensions and Special Features of DOD COBOL	10-18
10.7.1.3. Operational Characteristics	10-19
<b>10.8. ALGOL</b>	<b>10-19</b>
<b>10.9. SORT/SEARCH</b>	<b>10-19</b>
<b>10.10. MATHEMATICAL FUNCTION PROGRAMS</b>	<b>10-20</b>

10.11. APPLICATION PROGRAMS	10-24
10.11.1. Linear Programming System	10-24
10.11.2. API	10-25
10.11.3. PERT	10-27
10.12. MATH-PACK	10-27
10.13. STAT-PACK	10-28
10.14. GENERAL PURPOSE SYSTEM SIMULATOR	10-28
10.15. SVI-A	10-28
10.16. FUNCTIONAL WESTERNTEL PROGRAMMING SYSTEM (FWPS)	10-28
 <b>APPENDICES</b>	
A. NOTATIONAL CONVENTIONS	A-1 to A-2
B. SUMMARY OF WORD FORMATS	B-1 to B-2
C. INSTRUCTION REPERTOIRE BY FUNCTION CODE	C-1 to C-9
D. MATH-PACK ROUTINES	D-1 to D-4
E. STAT-PACK ROUTINES	E-1 to E-4
 <b>FIGURES</b>	
1-1. The Central Processor and Operator's Console	1-1
2-1. The Input/Output Control I/O	2-3
2-2. Shared Peripheral Interface (SPI), Single-Channel Subsystem	2-5
2-3. Shared Peripheral Interface (SPI), Dual-Channel Subsystem	2-7
2-4. Memory Access Unit	2-7
2-5. Unibus Processor System with Noninterleaved Storage	2-9
2-6. Single Processor + I/O Controller and Interleaved Storage	2-10
2-7. Multibus Processor System	2-11
4-1. Control Register Address Assignments	4-5
4-2. Unaligned Partial-Word Operation	4-6
4-3. Processor State Register Format	4-12
5-1. UNIVAC 1108 Shared Processing System	5-6
7-1. The Input/Output Control I/O	7-2
8-1. CTMC Subsystem	9-1
 <b>TABLES</b>	
4-1. Fixed Address Assignments	4-14
8-1. DEC 2600 Fieldbus Slave Drivers	9-5

## 1. INTRODUCTION




Figure 1-1 The Central Processor and Operator's Console

The UNIVAC 1108 Multi-processor system - the logical program compatible successor to the UNIVAC 1107 Thin Film Computer - is an integration of systems engineering, hardware design, imaginative developer and programming technology. The result is a system that effectively knows no application boundaries. It is equally effective, in real time, scientific or data processing environments, and is capable of adjusting dynamically to any one or mixture of these environments.

All system operations are coordinated and controlled by a versatile executive system having full real-time, multiprogramming, and multi-processing capabilities, but possessing the simplicity of a monitor system.



## 2. SYSTEM DESCRIPTION

### 2.1 GENERAL

The UNIVAC 1108 Multi-Processor System is a general purpose, high performance uniprocessor and multiprocessor system, incorporating the latest advances in computer design, systems organization, and program management technology. Its modular structure permits the selection of system components to fulfill all or efficiently the speed and capacity requirements for applications ranging from a basic job-shop system to the most sophisticated scientific computing complex.

As the workload increases, this modularity also enables the addition of input-output subsystems and main storage and even additional processors to provide the full multi-processor system. Among the principal features of the UNIVAC 1108 System are:

- Common executive system organization
- Equality among multiple UNIVAC 1108 Central Processors
- Multiple input/output controllers
- Large modular, parity checked, high-speed main storage
- Overlaced and interleaved main storage access (for multimodule storage)
- Redundancy among system components
- Program address relocation
- Storage protection
- Partial word addressability in 8, 9, 12, and 18 bit portions as well as full word (36 bits) and double-word (72 bits) addressing
- High speed, random access, auxiliary storage
- Privileged mode for the Executive system
- Guard mode for user programs

### 2.2 SYSTEM COMPONENTS

The UNIVAC 1108 System is organized to allow multiple processors to perform a number of tasks simultaneously under the direction of a common Executive control system. A multicomputer system requires some thought in organization which does a multiprocessor system. It must be divisible into individual logic components with the following properties:

- Each system component must have more than one access path
- Priority logic must resolve possible access conflicts.
- The failure of any individual component must not prevent continued operation of the system.
- System components must be logically retrievable for servicing without deactivating the system.

The system is constructed of six types of components:

- Central Processor Units (CPUs)
- Input/Output Controllers (IOCs)
- Main Storage Modules
- Auxiliary Storage Subsystems
- System Interconnection Components
- Peripheral Subsystems

A shared processor system incorporating two processors (computational and input/output) which offer a considerably greater capacity than the unit processor.

#### 2.2.1. Central Processor

Each processor contains all functions required for the execution of instructions including arithmetic, input/output, and Executive control. In a multiprocessor configuration, all processors are equal - the test of a true multiprocessor system. Each includes its own memory - its own set of 125-transistor integrated circuit control registers, including multiplier accumulators, index registers, input/output access control logic, stores, and special data registers.

In the shared processor system, the computational processor has only control and arithmetic sections for computation. The IO processor consists of an I/O section for data transfer, and arithmetic and control sections for computations during idle input/output cycles. This increases throughput and provides a balanced system under direction of the Executive without special programming by the user. It can be expanded to a multiprocessor system without changes to software.

#### 2.2.3. Input/Output Controller

The Input/Output Controller (Figure 2-1) is an independent processor utilized in using an error system to expand the input/output capabilities of the system. It includes:

- Up to 16 high-speed input/output channels
- Independent access to main storage
- Data chaining
- Sixteen pointer registers
- Sixty-four external function and ISI data access control registers
- 102 communications access point registers
- An optional 256 additional communications access control registers




Figure 2-1. The Input/Output Formula

#### 2.3. Main Storage

The main storage of the UNIVAC 1108 System is expandable to 63 536-word buffers, up to a total of 263,144 thirty-six bit words. The main storage read/write cycle time is 750 nanoseconds. Up to four logical bytes (i.e. instruction/data reference overlapping) provide the capability for an effective cycle time of 375 nanoseconds. In addition, two-way interleaving of storage modules is provided to reduce the probability of access conflicts.

#### 2.4. Auxiliary Storage

The auxiliary magnetic tape storage subsystem is an integral part of each UNIVAC 1108 System. Up to eight FH-432, FH-1782, or FH-880 magnetic drums, or a combination of the FH-432 and FH-1782 types, may be attached to one or two control units. Both the FH-432 and FH-1782 types of drum can transfer data at 1440,000 characters per second. The type FH-880 transfer rate is 360,000 characters per second. The average access time of the FH-432 is 4.3 milliseconds; the access time of the FH-1782 and FH-880 is 17 ± 11 seconds.

Additional storage may be added with UNIVAC E-Feed Channel Storage. Up to four modules, each with a capacity of 263,144 bytes of Univac Channel Storage may be used. The maximum word transfer rate is 8.96 microseconds, which can be tailored to 4.0 or 2.0 microseconds, according to the characteristics of the subsystem.

### 2.2.6. Interconnection Components


It is an essential characteristic of multiprocessor systems that there must be provision for sharing all of the main storage and all of the I/O subsystems by all processes in the system. This sharing must be on the basis of full established priorities and priority inheritance during processing. In the 1108 System, Multi-Mode I/O Access Units (MIA) provide this access to the storage modules by several processes, and the Shared Peripheral Interface (SPI) similarly enables the sharing of I/O subsystems among processes.

#### 2.2.6.1. Shared Peripheral Interface

The Shared Peripheral Interface (SPI) controls the access of up to four input/output channels to units in a shared peripheral subsystem (see Figure 2-2). Access to shared peripheral subsystems is determined primarily by time of request. If two requests are made simultaneously, the Central Processor or Input/Output Controller on the lower numbered SPI (upto eight channel number priority). In case of a busy condition, or a priority conflict, the Executive automatically stacks the request until the SPI channel is available. First level queueing is handled in the SPI itself. The Executive stacks longer queues and keeps track of the number of I/O function requests outstanding.

Input/output subsystems may be either single- or dual-channel, as is illustrated in Figures 2-2 and 2-3. Single-channel subsystems perform one I/O operation at a time and therefore require one control unit, one I/O channel, and, in multi-processor systems, only one SPI. Dual-channel subsystems can execute two operations simultaneously using different physical paths in the subsystem. Both of these operations may originate in the same processor, or they may come from different processors.

Different processors can be connected to such a dual-channel subsystem through two SPI links. Two input/output channels link each Central Processor or Input/Output Controller and separate paths. The failure of an SPI or one of the pair of control units affects only one of the two paths to a peripheral subsystem. Therefore, all peripheral units are still accessible through the second SPI and control unit.



#### PERIPHERAL DEVICES

- FH-382/1t62 Drives
- FH-384 Drives
- FASTRANIC Mass Storage
- 3414 Disk Subsystems\*
- Uniplex Channel Storage
- UNISERVO 5 1/2" Magnetic Tape Units
- UNISERVO 7 1/4" Magnetic Tape Units
- UNISERVO 12 Magnetic Tape Units
- UNISERVO 16 Magnetic Tape Units
- Card Reader/Punch
- Printer
- UNIVAC 9300/9900 Subsystem
- Communications Terminal Node Controller
- Communication Terminal Synchronous
- Non-Terminal Synchronous

\*Except as connected to CPU 1/CD channels only

Figure 2-2. System Peripheral Interfacing (SFI), Single-Channel Interface




Figure 2-3. Channel Peripheral Interface (CPI), Dual Channel Subsystem




Figure 2-4. Multi-Module Access Unit

#### 2.2.5.2. Multi-Module Access Unit

The Multi-Module Access Units (MMA) allow the sharing of individual storage modules by up to three Central Processors and two Input/Output Controllers on a fixed priority basis. (See Figure 2-4.)

The MMA recognizes the storage access requests on a priority basis with the lower channel retaining the higher priority. Input/Output Controllers which require higher priority are therefore connected to the lower priority interfaces. Upon recognition of a storage access request, the MMA connects the address lines, the CPU or IOC data lines, and the write control signals to the storage module. The MMA then sends the storage acknowledgement back to the requesting processor and provides the drive necessary to transfer the data to the processor sequencing it.

#### 2.2.5.3. Availability Control Unit

Because of the system availability requirement, the multiprocessor system must have a means for partitioning the system for specific jobs or for maintenance purposes. The Availability Control Unit (ACU) performs this and related functions as follows:

- Facilitates the multiprocessor system function in a time-dependent system;
- Takes units offline for maintenance without disrupting operation of the rest of the system;
- Protects data storage in event of a power failure to the CPC or IOC;
- Automatically initiates a recovery sequence after a failure.

The ACU partitions the hardware into specific configurations by disconnecting and enabling the interface between units. It can set up as many as three logically independent configurations which run concurrently under control of the Executive system. The possible configurations can be specified for a given site. At the same time the ACU can take units off line for maintenance.

The AIOB is an independent unit with its own power supply which is logically situated between the peripheral subsystems, the central processor, input/output controllers, and main storage. (See Figure 2-1) It can interface with three Central Processors through one I/O channel of each processor, two RUC's, four banks of main storage, and six multistep-unit peripheral subsystems. Additional peripheral subsystems, to a maximum of 94, can be added in groups of six. The AIOB includes a control panel, physically located at the operator's console, that indicates all partitioning currently in effect and also shows which units are off line. It also has means controls to switch units on or off line.

The automatic recovery sequence is based on a selectable system timer of the ACU. The period of this timer can be set in times varying from one to fifteen seconds. Unless the Executive system resets this timer within its period, the ACU assumes that a catastrophic malfunction has occurred and it initiates an automatic recovery sequence. The processor can interrogate the ACU to determine which units are functioning available for use.

#### 2.2.5. Display Console

The UNIVAC 1108 Display Console System is a free-standing input/output device for directing and monitoring the operation of the CPU. A multi-function configuration includes one console subsystem for each CPU. The various capabilities of the system can be apportioned among the available consoles so that the total system will be utilized to best advantage. The console is always connected to input/output channel 18 of the CPU.

The basic Display Console includes the following components:

##### ■ Keyboard and CRT Display

The keyboard and CRT display enable the operator to monitor the performance of the system. The keyboard is a standard ten-track keyboard which can generate bit-field/data codes. A row of eight interrupt keys is located immediately above it. The CRT can display .61 inch of 64 characters each.

##### ■ UNIVAC PAGEWRITER Printer

The UNIVAC PAGEWRITER printer provides a hard copy of all messages sent for permanent record of all completed transactions between the operator and the Executive system. The PAGEWRITER prints prime lines of up to 80 characters each at a rate of 25 characters per second.

##### ■ Day Clock

The day clock on the operator's control panel displays the time of day in hours, minutes, and hundredths of minutes. It receives the time of day to the CPU every 600 milliseconds and sends a day clock interrupt signal to the CPU every 5 seconds. The day clock may be manually disabled from the operator's control panel.

On a multi-processor system, only one day clock may be selected to be active either externally or by program.

**■ Operator's Control Panel**

The operator's control panel includes fault, disable, and mode indicators for the CPU and associated main storage modules. Available to the operator are display and controls associated with selecting and releasing traps and stops. Also displayed is the Program Address Counter, Memory Select Register, and the time display of the system clock. Accessories to the operator are system controls associated with the CPU and subsystems logically connected to the CPU.

**■ Additional Features**

An auxiliary eight- or ten-wire console-to-terminal control/display panel is included when using the Communications Terminal Module Controller (CTMC) subsystems.

### 2.3. CONFIGURATIONS

The interconnection of the UNIVAC 1108 System with its many components provides a broad configuration system. The many configurations of individual components are almost infinite. Figures 2-3, 2-5, 2-6, and 2-7 illustrate typical possibilities.




Figure 2-3. UNIVAC 1108 System with Nonpageable Storage





Figure 2-6. Single Processor with I/O Channel and Dedicated Storage

Figure 7-2. *Univac 1108 System*

## 2.4. UNIVAC ARRAY PROCESSOR

The UNIVAC Array Processor (UAP) is a special purpose processor used to manipulate large arrays of data such as seismic, geologic, geodetic, weather, medical, and so forth. The UAP is designed to operate as a subsystem with the 1108 Operating System, thus relieving the 1108 processor of the burden of the repetitive manipulation and manipulation of large arrays. UAP is addressed by means of an I/O channel and accesses main storage by means of Multi-Module Access (MMA) Units or Standard Memory Interface (SMI).

The UAP is designed to provide a balance between hardware complexity and a maximum of efficiency and flexibility of use. Its design is specifically structured for the specialized tasks of convolution, spectrum analysis, and other array manipulations. The features of the UAP include a 36-bit floating-point capability, floating-point capabilities include both 32-bit and 128-bit word sizes.

The UAP has its own arithmetic and indexing registers. It includes 20 hardware instructions for the rapid processing of arithmetic operations associated with matrices or vector processing. The most important commands are convolution, Fast Fourier Transform (FFT), and interpolation.

The instruction repertoire can have many variations depending upon the function. For example, all add operations can be subtract operations. Control bits (steering or summing bits) allow the contents of the corresponding destination addresses to be added to the operation results before storage back at the destination.

Several 1108 Processor/Array configurations are possible. The minimum configuration is an Array Processor and one 1108 processor with 131K main storage capacity. The largest configuration consists of six Array Processors and two 1108 processors with a total storage capacity of 262K main storage.

A feature kit consisting of printed circuit boards is also available for field expansion of the Array Processor main storage capacity in increments of 65K up to the maximum capability of 262K.

## 3. MAIN STORAGE

### 3.1. GENERAL

The main storage of the UNIVAC 1108 Multi-Processor System is a high performance, fast access repository for instructions and data. Its design fully supports the concepts of multiprogramming, multiprocessing, modularity and reliability around which the entire UNIVAC 1108 Multi-Processor System is constructed. Basic features of the 1108 main storage are:

- 750 nanosecond read/restore cycle time;
- 63,536, 131,072, 196,608, or 262,336, 36-bit words;
- Parity checking on all storage references;
- Access up to three central processors and two IOC's;
- Modular expansion of two, four, six or eight 32,768-word modules (one, two, three, or four 63,536-word module pairs or banks) in multi-module storage;
- Hardware storage correction - no core boundaries establishable in 512-word increments;
- Relative addressing and dynamic program relocatability except program base registers;
- Online serviceability - module pins may be removed for servicing without stopping the entire system;
- Overlapping/unlocked main storage access to local-memory storage to boost processor performance and to minimize access conflicts among processors.

While these features are all discussed generally as storage features, many of them such as relative addressing, storage protection, overlapping/unlocking are actually functions of each processor. With proper multiprocessor system organization, main storage becomes a set of components of the system which are allocatable in the same manner as peripheral devices. In realizing this objective, the design departs from the traditional close integration of the processor and memory elements in the following ways:

- Main storage is composed of independently accessible modules yet it presents a continuous addressing structure to the processor;
- In order to service more than one processor, a method of establishing identity among processors (CPU's and IOC's) so each module is provided in case two or more processors attempt to reference the same module simultaneously;
- To ensure that a processor will gain access to storage, the processor and the module communicate on a request/acknowledge basis.

With these considerations in mind, the main storage modules (7 modules of the MMA) become passive components which perform the following functions:

- Grant storage access to a number of processors on a priority basis;
- Accept an address from any processor;
- Store or retrieve a word at that address;
- Issue an acknowledge signal indicating that a storage reference has been completed;
- Generate eight-bit parity on all data and deliver an interrupt signal to the processor requesting service should a parity error occur.

This processor/module relationship has significant advantages for the immediate as well as the future needs of the system. Addition of processors or banks of storage is simplified. It becomes a simple matter to add processors or storage elements, or to replace them with improved equipment, module by module, as technology advances.

### 3.2. STORAGE MODULE

The basic storage module with module storage includes 32,768 words of 16-bit core array. The word is 16 bits long, and carries two additional parity bits in its addressable bytes, one bit for each half-word. The main components of memory control include a 15-bit address register, a 16-bit read/write register, parity checking circuits, and request/acknowledge circuitry.

The 15-bit address register of each storage module provides addressing to 128 words. Since an 18-bit address is generated within the processor for each storage reference, three bits are available for selection of one of the eight possible storage modules.

Parity is checked on reading or calculating, then writing for each storage access. If a parity error is detected, the storage module sends a parity error interrupt signal to the processor which it is currently serving, and rewrites the word if it is incorrect. This to ensure subsequent data errors when the word is again referenced. Preservation of the error in this way facilitates fault location, since the Executive can determine whether the failure is transient or is associated with a marginal or complete failure of the module.

### 3.3. MULTIMODULE ACCESS UNIT (MMA)

In a multiprocessor system, an MMA unit is connected between each pair of main storage modules and the processors which may reference it. The MMA unit functions five priority levels, one processor connection path (one for each CPU) and one for each TOZ. To each of the modules of the system. Should a resource conflict occur among processors, the MMA grants storage access to the processor having the highest priority, then the next, and so on. Normal functions connect a processor and a single storage module or CPU. However, by way of example, if the storage module is busy servicing one processor, a passive wait may be induced in others of lower priority that may be requesting access. Because a delay in honoring an input/output transfer can result in an inadvertent "go around" or drum, read or rewrite on tape, etc., access loss of data in the case of real time input, Input/Output Unit devices are directly attached to the higher priority nodes of the MMA, controlled by CPUs, which have built-in precedence of I/O over computational activities.

### 3.4. PACKAGING

Two 32,768-word storage modules (module pair) within a single cabinet constitute a bank. An adjacent cabinet contains a power supplier for operation of the bank and the associated MVA.

### 3.5. STORAGE CAPACITY

Available storage capacity ranges from 65,536 words to the system maximum of 262,144 words, in steps of 65,536 words, according to the following:

- 65,536 words (two modules) - Minimum for dual processor system
- 131,072 words (four modules) - Minimum for quad processor system
- 196,608 words (six modules)
- 262,144 words (eight modules)

### 3.6. PROCESSING

Two special techniques for referencing the main storage modules are used to improve processor performance and to reduce the occurrence of multiprocessor access conflicts. The first, called overlapping, enables the CPU to retrieve the current operand and the next instruction simultaneously; the second, called interleaving, enables two processors (CPU's, IOC's, or CPU and IOC) to access a pair's modules with minimum address conflicts.

#### 3.6.1. Overlapping

The CPU can determine whether its current operand and next instruction lie in different storage modules, and if they do, the CPU retrieves the two words in parallel from one storage set—an effective 100 percent performance increase.

The overlapping feature permits the separation of the instructions and data of a program into separate physical batches. Furthermore, the base register of the CPU links either the instruction or data area of a program to be relocated independently—a significant advantage in storage compacting to overcome program fragmentation.

#### 3.6.2. Interleaving

Interleaving is a method of addressing a main storage module pair (bank) in an even/odd fashion. It significantly reduces storage access conflicts in a multiprocessor system, and increases overall system performance. With interleaving, one module of a pair contains all even numbered locations and the other contains all odd numbered locations. Thus, in a multiple processor configuration, system modules 0, 2, 4, 6 are referenced for even addresses while modules 1, 3, 5, 7 are referenced for odd. The even/odd module pairs consist of modules 0 and 1, 2 and 3, 4 and 5, and 6 and 7.

For a practical example, substitute the letters A, B, C, D for the modules contained in two banks, and assume data is being stored sequentially by a program. (The same assumption may be made for instructions being executed sequentially by the same program.) With the above mapping feature, assume processor number 1 starts executing instructions and retrieving data, with the instruction area at bank 1 and the data area in bank 3. For simplicity, assume the starting instruction and data addresses are at even numbered locations. The processor will then reference module A-B-A-B..., for sequential instructions, and C-D-C-E... for sequential data locations. In any single storage interval, either modules A-C or B-D will be busy while their partners will be idle. If another processor starts an identical process, but references odd addresses to begin with, both processors may run concurrently without one impeding the operation of the other.

Assuming that both processors in the above example start at even addresses, the processor with lower priority passively waits one storage cycle after which the two are again in synchronization and may operate simultaneously.

### 3.7. STORAGE PROTECTION

To prevent inadvertent program reference to out-of-range storage addresses, the 1108 processor includes a hardware storage protection feature. The controlling element for this feature is the Storage Limit Register, the contents of which are as follows:

INSTRUCTION AREA		DATA AREA	
UPPER BOUNDARY	LOWER BOUNDARY	UPPER BOUNDARY	LOWER BOUNDARY
5E	47 26	16 17	9 8

The Storage Limit Register (SLR) can be loaded by the Executive system to establish allowable operating areas for the program currently in execution. These areas are termed the program instruction (I) and data (D) areas. Before control is given to a particular program, the Executive loads the SLR with the appropriate I and D boundary lines.

Before each main storage reference, the processor performs a limit check on the address, comparing it against the limits of either the I or D field of the SLR. An out-of-limits address generates a quad mode interrupt, thereby allowing the Executive to regain control and take appropriate action.

#### 3.7.1. Storage Protection Modes

The Executive system can establish two different modes of storage protection by means of control fields in the Processor State Register (PSR) described in Section 4. Normally, the Executive itself operates in open mode; that is, the SLR may be loaded but the PSR is set to disregard it, so the Executive can reference any location in main storage.

### 3.7.1.1. Privileged Mode

Another mode can be established in the PSR for privileged programs. This privileged mode protects against out-of-bounds writes. Privileged programs (such as real-time programs or Executive-controlled sub-routines) may enter non-dynamic (re-callable) subroutines, which are part of the Executive. Though these privileged programs are permitted to be through checked out, the system is still fully protected against unexpected occurrences since write protection is in effect.

### 3.7.1.2. User Program Mode

In the user program mode, read, write, and jump protection is in effect. Therefore, users are limited to those areas assigned by the Executive. If the user attempts reads, writes, or jumps to an invalid memory address, an interrupt returns control to the Executive for remedial action.

Read/ump protection allows the Executive to stop the program at the point of error, terminate it, and provide diagnostic information to the programmer, thereby minimizing wasted time and smoothing the check-out process.

A particular advantage of read/ump protection is that classified (confidential) programs can be confidently run together; they are fully protected from audit (inadvertent or otherwise) by other programs.

## 3.8. RELATIVE ADDRESSING

Relative addressing is a feature of great significance in multiprogramming, time-sharing, and real-time operations, for it allows storage assignments for one program (the one being run) to be changed dynamically by the Executive to provide continuous storage for operating (that is, running) and bypassed programs, or dynamically request additional new storage according to processing needs. An additional advantage is that systems programs stored in any fixed storage may be brought in for operation in any available area without complex relocation algorithms.

Relative addressing is provided for through base registers contained within the CPU. Two separate registers control the basing of the program instruction and data bank, and a third register controls the selection of the appropriate base register.



## 4. 1108 PROCESSOR

### 4.1 GENERAL

The UNIVAC 1108 Central Processor Unit (CPU) is the principal component of the UNIVAC 1108 Multi-Processor System and generally, the one by which the entire system is identified. It can operate under Executive or user program mode; it performs both arithmetic and logical operations; and it accommodates up to 16 input/output channels.


### 4.2 PRINCIPAL SECTIONS

The processor is logically divided into six interacting sections, each of which is identified and briefly described below.

- **Control Registers** — The CPU has 128 one-word-addressable control registers used for arithmetic operations, indexing, and input/output address control.
- **Arithmetic Section** — This section contains the adder registers and control circuitry for performing fixed and floating-point arithmetic, partial word selection, shifting, logical operations, and tests.
- **Control Section** — This section provides the basic control and logic for instruction decoding and execution. It includes the Program Address Register used for the sequential addressing of instructions; the Program Counter Register in which instructions are stored for execution; and the Processor State Register (PSR), which determines variable processor operating modes. The Control Section also handles interrupts.
- **Input/Output Section** — This section controls and multiplexes data flow between main storage and 16 input/output channels. It includes an interface priority network and paths to peripheral subsystems for local control signals and data.
- **Indexing Section** — This section contains parallel index address and threshold test circuits. It is used generally for processor control functions, operand address development, program relocation, and input/output transfer control.
- **Storage Class Control Section** — The Storage Class Control section receives the final operand address from the index adder and establishes address and data paths to one of eight possible storage modules. Storage Class Control also determines whether a final address refers to a word register.

#### 4.3. INSTRUCTION WORD FORMAT

The fields of the 1108 instruction word is illustrated below followed by an explanation of each field. Some fields have more than one meaning depending on the class of instruction.



##### 4.3.1. Function Code - *f* Field

These six bits specify the operation to be performed. For function codes above 70<sub>16</sub>, the *i* and *j* fields are combined to produce a 10-bit function code. An illegal function code generates an interrupt.

##### 4.3.2. Partial Word or Intermediate Operand Designator - *j* Field

For function codes less than 70<sub>16</sub>, the *j* designator specifies partial-word or intermediate-operand selection. (See Figure 4-3 for specific partial word selection.)

##### 4.3.3. Control Register Designator - *a* Field

The four-bit *a* field designates a control register, which a group selected by the function code, is involved in the operation. For some operations, the *a* field refers to an arithmetic register; it also, it refers to either an index register or some other control register. In input/output instructions, it specifies the channel and its associated input or output access control register. For function code 70<sub>16</sub>, the *s* and *j* fields together address one of the 128 control registers.

##### 4.3.4. Index Register Designator - *x* Field

The *x* field specifies one of the 15 index registers to be used in address modification. When the *s* field is set to 00<sub>16</sub>, indexing is suppressed.

##### 4.3.5. Index Modification Designator - *b* Field

The *b* field controls modification of the index value (*Xm*) by the increment field (*XB* after indexing (see 4.3.1)). If *b* = 1, the right half of the index register is modified by the contents of its left half; if *b* = 0, modification is suppressed.

##### 4.3.6. Indirect Address Designator - *i* Field

The *i* field controls the use of indirect addressing during instruction execution. If *i* = 0, the instruction functions normally. If *i* = 1, the 32 least significant bit positions of the instruction (*x*, *h*, *s*, and *t* fields) are repeated in the instruction register with the contents of the 32 least significant bit positions of *U*. Indirect addressing continues as long as *i* = 1 with full indexing capability at each level.

##### 4.3.7. Address Field - *u* Field

The *u* field normally specifies the operand address. However, for certain instructions it holds constants. For example, the shift instructions use the seven least significant bit positions to hold the shift count. In all instructions, the value in the *u* field may be modified by the contents of an index register.

#### 4.4. EXISTENT REGISTERS

The 128 program addressable control registers are grouped to provide multiple index registers, accumulators, input/output, access control registers, and special registers (see Figure 4-1).

The control registers are 36-bit integrated-circuit registers, with a basic cycle time of 125 nanoseconds. Two parity bits are included with each control register.

Effective use of multiple accumulators and index registers for the development and use of constants, index values, and various subroutines improves performance. UNIVAC 1108 can, for example, perform significantly better through multiple register usage and can produce highly efficient code.

In the following descriptions only programmable registers are discussed. The Executive, through modes established by the Processor State Register, has exclusive use of the 128 control registers as well as the access control registers (register 22) by the shared areas in Figure 4-1.

##### 4.4.1. Index Registers

Control register locations 18 - 278 are Index Registers and have the following format:

X	X <sub>m</sub>
00 000 = 00 INCREMENT OR DECREMENT 18 17	INDEX MODIFIER 16 15

The X portion of the index register is an 8-bit modifier to be added to the base operand address of 12 instruction. The X<sub>m</sub> portion of the index word updates the Am portion, after base operand address modification.

Index register modification is specified by a 1 bit in the A field of the instruction, where indexing itself is specified by a borrow value in the Z I.C.C. Both functions take place within the basic instruction execution cycle.

When cascaded indirect addressing is used in a programmed operation, full indexing capabilities are provided at each level. Indirect addressing replaces the z, b, l, and u portions of the instruction register, beginning with a new indexing cycle for each cascaded reference. This process continues until the i field is zero.

Index register 00, while program addressable, stores the status of the Processor State Register (PSR) upon occurrence of an interrupt. Since its contents are overwritten at each interrupt, it is not generally useful for programming purposes.

#### 4.4.2 A: Arithmetic Accumulators

Control register locations (14<sub>16</sub> - 31<sub>16</sub>) are arithmetic accumulators for programmed storage of arithmetic operands and results. The computation is performed in either 32-bit or 64-bit within the arithmetic section.

Depending upon the instruction, the accumulators are used individually or word-to-word. Double-precision instructions and a number of logical instructions reference two contiguous accumulators, that is, A and A + 1. In arithmetic operations, A + 1 always holds the least significant part of an operation result. Some instructions, such as single precision floating-point operations, call for a one-word page and from main storage but produce a two-word result in the spec. (See A and A + 1 registers.)

#### 4.4.3 Access Control Registers

Control register locations (40<sub>16</sub> - 77<sub>16</sub>) are Input and Output Access Control Registers (ACR's). They are guard mode protected and may be referenced only by the Executive. Formats of the access control words are detailed in Section 5.

The word-by-word transmission of data over an I/O channel is governed by the contents of the ACR's. Two ACR's, one for input and one for output, are assigned to each of the sixteen channels. Input ACR's (locations 42<sub>16</sub> - 57<sub>16</sub>) control input data transfers, while output ACR's (locations 68<sub>16</sub> - 77<sub>16</sub>) govern the transmission of output data and further words.

When an input/output operation is initiated, the programmed access control word (ACW) is loaded into the ACR corresponding to the channel associated with the specified peripheral unit.

#### 4.4.4 R Registers

The sixteen control register locations (100<sub>16</sub> - 117<sub>16</sub>) are 16 registers. The first three of these (R0, R1, R2) have specified functions and formats as described below. The remaining R registers are not specifically assigned; typically they are used as loop counters, transient registers, or storage for intermediate values or constants.

##### 4.4.4.1 R0 Real Time Clock

34	UNASSIGNED	18 17	CLOCK COUNT	1
----	------------	-------	-------------	---

This register is initially loaded by the program. The contents are then decremented once each 200 microseconds. A real-time clock interrupt occurs when the clock counter goes through zero. That is, if the clock is initially loaded with the value 5000, an interrupt occurs at exactly one second.

OCTAL			DECIMAL
0	PROCESSOR STATE REGISTER (TEMP STORAGE)		0
1			1
Xi	Xm		
13			11
14			12
17			15
20			16
33			27
34			28
37			31
40	G	W(WORD COUNT)	V(BUFFER ADDRESS)
	OR		
57	INPUT IDENTIFIER		47
60	G	W	V
77			
100	REAL-TIME CLOCK		64
101	REPEAT COUNT REGISTER		65
102	MASK REGISTER		66
103	UNASSIGNED		67
117			79
120	UNASSIGNED		80
121	REPEAT COUNT REGISTER		81
122	MASK REGISTER		82
123	UNASSIGNED		83
137			95
140	NONINDEXING REGISTER (X0)		96
141	Xi	Xm	
151			97
154			107
157			108
160			111
			112
173			123
174			124
177			127
	36 BIT + PARITY		

= EXECUTIVE (GUARD MODE PROTECTED)

\*See 5.2.

Figure 4-1. Control Register Address Assignments

## 4.4.4.2. R1 - Repeat Counter



The repeat counter controls repeated operations such as Block Transfer and certain instructions. To execute a repeated instruction  $k$  times, the repeat counter is loaded with  $k$  prior to the execution of the instruction.

## 4.4.4.3. R2 - Mask Register

The mask register functions as a filter, determining which portions of words are to be tested in repeated masked search operations or in logical comparisons. (L) is compared to (A) only with respect to those positions which contain ones in the mask register. In repeated masked search operations both the mask register and the repeat counter are loaded prior to executing the search command.

## 4.5. ARITHMETIC SECTION

In the UNIVAC 1100 System, the manipulation of data (addition, subtraction, multiplication, division, shifting) takes place in the arithmetic section of the central processor. During the execution of a arithmetic instruction, sixteen registers within the arithmetic section itself are used in arithmetic computation. The arithmetic section has the following characteristics:

- On four-point single precision instructions, the y designator selects all or a portion of one of the operands (half, third, quarter or eighth word) for use in the arithmetic operation.
- Special split word arithmetic instructions provide for simultaneous addition or subtraction of corresponding half or third words of two two operands.
- When a shift matrix is used, a multi-position shift requires the same time as a one place shift. Right and left shifts of single or double length operands can be specified. Left shifting is logical (zeros are filled to the right) or circular (end-around). Right shifts may be either logical, sign-true (sign bits are filled to the left), or circular.
- Sixteen arithmetic registers in the control register section, acting as sixteen accumulators, allow parallel and cumulative computation. Full double-precision floating point arithmetic is provided.
- When the results of arithmetic operations are in double-length form, they are automatically stored in consecutive control registers and are available to refresh as double length results.
- Comparisons utilizing the mask register allow any selection of bits in one 36 bit word to be directly compared with corresponding bits of another word.

#### 4.3.1 The Adder

The adder in the 1108 Processor is a ones-complement subtractive adder for 36-bit or 72-bit operations. For purposes of analysis and debugging, the programmer may manually simulate the computer operation by simple binary control software.

Two types of internal designators associated with the arithmetic adder are the overflow designator and the carry designator. The fixed-point addition and subtraction instructions, single and double precision, are the only instructions which affect these two designators.

Before the execution of one of these instructions both designators are cleared. The overflow designator is set upon generation of a sign bit in the sign position. Thus a positive result from two negative quantities or a negative result from two positive quantities sets the overflow designator. The carry designator is set whenever an end-around carry is generated.

After this correction has been performed, the designators remain either set or clear until control of the designated arithmetic instruction is initiated. Both designators are set in time to be tested immediately after the specified instruction has been executed.

When an interrupt occurs, the hardware stores the settings of the carry and overflow designators in the processor State Register (see 4.C.1) and control passes to the Executive System. This information is automatically returned to the designators when the Executive returns control to the interrupted program.

#### 4.3.2 Arithmetic Accumulators

The sixteen arithmetic accumulators can be addressed directly by the programmer and are available for storing operands and results of arithmetic computations. These arithmetic accumulators should not be confused with the nonaddressable transient registers concealed within the arithmetic section itself used in the compilation.

With the Add To X and Add Negative To X instructions, the index registers also act as accumulators in the same manner as the arithmetic registers.

#### 4.3.3 Parallel $\rightarrow$ $\leftarrow$ Transfers

To minimize shifting and masking and allow computation based on selected portions of words, the 1108 System permits the transmission of partial words into and out of the arithmetic section in a varying pattern (see Figure 4-9).

By selecting the coding of the  $\leftarrow$  field in the instruction word (bits 17-19 of the Processor State Register), a programmer may transfer a chosen portion of an  $\leftarrow$  and  $\rightarrow$  or from a control register or the arithmetic section. The transfer to an arithmetic register may also be accompanied by data extension for subsequent arithmetic operations depending on the  $\leftarrow$  field.

J	PAR. BIT '2'	BIT POSITIONS OF (U) + A, X, or Z	BIT POSITIONS OF (A), (X), or (Z) → 0
00	-	35-00 → 35-00	35-00 → 35-00
01	-	17-00 → 17-00	17-00 → 17-00
02	-	35-18 → 17-00	17-00 → 35-18
03	-	17-00 → 5 17-00	17-00 → 17-00
04	0	35-16 → 5 17-00	17-00 → 35-16
	1	25-16 → 00-00	00-00 → 25-16
05	0	11-00 → 5 11-00	11-00 → 11-00
	1	08-00 → 03-00	08-00 → 08-00
06	0	23-12 → 5 11-00	11-20 → 23-12
	1	17-00 → 03-00	08-20 → 17-00
07	0	35-24 → 5 11-00	11-00 → 35-24
	1	35-22 → 03-00	08-20 → 35-22
08	-	07-00 → 13-00	07-00 → 13-00
09	-	11-00 → 05-00	05-00 → 11-00
10	-	17-12 → 13-00	08-00 → 17-12
11	-	25-18 → 05-00	05-00 → 25-18
12	-	03-00 → 00-00	00-00 → 03-00
13	-	35-30 → 03-00	05-00 → 35-30
14	-	13 bits → 17-00	NO TRANSFER
15	-	17 bits → 5 17-00	NO TRANSFER
17	-	17 bits → 5 17-00	NO TRANSFER

\* If  $x = 0$ ,  $U_1$ ,  $U_2$ , and  $A$  are transferred.† If  $x \neq 0$ ,  $0 + (X_A)_H$  is transferred.

S = Sign Extent or where the sign is that of the J-determined partial contents of A.

Figure 4-2. J-Determined Partial Word Operation

## 4.2.4 Split-Word Addition

The System can perform addition and subtraction of half-words or third words simultaneously. The right halves of two  $n$ -word, for example, are added and the sum is stored in the right half of the selected sum register. At the same time, the left halves of the same two operands are added and their sum is stored in the left half of the same accumulator. There is no carry interaction between the halves. The same holds true for thirds of words. Each partial word operates as an independent arithmetic register with its own one-word carry.

## 4.2.5 Shifting

The System can perform one single length shifting (36 bits) or double length shifting (72 bits), treating the latter as if operating with a single 72-bit register. A 36-bit shift matrix makes execution time independent of the number of places involved in the shift, which means that an operand can be shifted from 1 to 72 positions in one  $\lambda$  storage cycle (ms).

Six types of shift operations are provided:

- Right Circular - bits shifted out at the right reappear at the left.
- Left Circular - bits shifted out at the left reappear at the right.
- Right Logical - zeros replace bits shifted out of the most significant positions.
- Left Logical - zeros replace bits shifted out of the least significant positions.
- Right Arithmetic - sign bits replace bits shifted out of the most significant positions.
- Scale-Factor Shift - a single or double accumulator left shift which positions the word and simultaneously counts the number of shifts required until  $(A_{15}) \neq (A_{34})$ .

#### 4.5.6. Double-Termination Mixed Fixed Point Arithmetic.

The System provides 72 bit double-precision fixed point addition and subtraction. Operands are processed as if they occupied a single 72 bit register. Bit 71, the 13th order bit, is the sign bit.

In addition, several arithmetic instructions produce two-word results. With fixed point multiplication, a double-length product is stored in two arithmetic registers. In integer and fraction... operations, integer and fractional division is performed upon a double-length dividend with the quotient stored in A and the remainder retained in A + 1.

#### 4.5.7. Floating-Point Arithmetic.

The System is equipped with an extensive arithmetic repertoire of floating-point instructions. If the arithmetic is single precision, the range is from  $10^{-32}$  to  $10^{-28}$  with eight-digit precision. The word formats are given below:

##### Source Operand Format

5	EXPOENT	23-26	FIXED POINT PART	0
35-34				

##### Result Format

5	EXPOENT	23-26	FIXED POINT PART	0
35-34				

WORD 1


5	EXPOENT	23-26	FIXED POINT PART	0
35-34				

WORD 2

In a single-precision floating-point operation word 1 is the more significant portion of the result. Word 2 contains the less significant portion. By examining each fraction can determine how much accuracy is being lost in calculations using this format. The less significant word is displaced 32 bits to the right of the binary point in the significant word. Hence, its exponent is always adjusted by -27. The two word result of the single precision operation is stored in two contiguous Arithmetic Registers.

If the arithmetic is double precision, the range is from  $10^{307}$  to  $10^{-308}$  with 18 digit precision. The values are expressed in two adjacent words, as shown in the following format:

#### SOURCE AND RESULT FORMAT



Full double-precision operations do not require a repeated sign and exponent in the 36 least significant bits.

In any of the floating-point formats the exponent can assume 9 binary values as follows:

Single precision (8 bits) 0000-1111

Double precision (16 bits) 00000-11111

To express negative exponents, the hardware rounds or floates the exponent at its midvalue. The sign bit of the floating-point word applies to the fixed point part. The true and biased ranges of the exponent are as follows:

	True	Biased
Single precision	-128 <sub>10</sub> to +127 <sub>10</sub>	0 - 255 <sub>10</sub>
Double precision	-2048 <sub>10</sub> to +19263 <sub>10</sub>	0 - 2047 <sub>10</sub>

A positive fixed-point part is normally assumed to be in range ½ to 1. Such a value places a 1 bit in the most significant bit position. When this condition occurs, the floating-point word is said to be normalized. A negative fixed-point part causes the entire floating-point word to be complemented and a 0 appears in this position.

Floating-point instructions are closely related to the following operations:

- Determining differences in exponents;
- Packing and unpacking exponents and fixed-point parts (single and double precision);
- Conversion - Single to double precision  
Double to single precision.

#### 4.6. EXECUTIVE SYSTEM CONTROL / SUPERVISOR

To maintain the multiprogramming and multiprocessing environment, the Executive must have complete control of the entire UNIVAC 1108 System. Special hardware features are provided to permit this control.

The multiprogramming and multiprocessing capabilities of the system are based upon guard mode selection. In this mode certain instructions, registers, and storage locations are available for the exclusive use of the Executive system. Under the guard mode, unrelated programs cannot interact.


##### 4.6.1. Processor State Register

The Processor State Register (PSR) stores a 36-bit representation of various states and conditions affecting the current operations of the processor. By means of this register, the Executive sets up control words for itself, governs the operation of user programs, and saves status information concerning user programs when it regains control as a result of an interrupt. Figure 4-1 explains in detail the significance of each field in PSR.

The Executive uses a specific instruction, Load Processor State Register, for loading the PSR, and governing the following functions and conditions:

- Program base addresses
- Quarter-word operations of the processor
- Carry and overflow status
- Guard mode
- Storage protection mode
- 1107 compatibility mode
- Double-precision floating-point and allow mode (turn-on, suppression)
- Base register suppression
- Control register process selection
- TRN 7090 Floating-point compatibility mode

The contents of the PSR are stored automatically as soon as an interrupt occurs. Previous carry and overflow status are first stored in PSR and then its contents are transferred to index register location 00. The PSR is then force-zeroed in preparation for Executive operations. The Executive saves the contents of index register 00 so that it can reinitiate execution when control is returned to the program that was interrupted.

**D FIELD**

**D0: 7030 FLOATING-POINT COMPATIBILITY MODE**

- 0: Base 9 exponent to be used when a fixed-point point equal to 2010 is generated
- 1: Produces relative floating point?

**D1: DATA REGISTER SUPPRESSION**

- 0: A one's complement of base reg stored to be added to every L address
- 1: Base reg stored addition or storage reference is suppressed when instruction has 00000000

**D2: CONTROL REQUEST SECTION**

- 0: Selects user program control reg set (located in 100-370, 170-179)
  - 1: Selects Executive control register set (located in 120-179)
- The Executive passes control to user programs with T6=0, which selects the user's set. An interrupt "break this bit to 1 after PBR" has been translated to control reg set #0, making the upper control register available to the Executive.

**D3: DOUBLE-PRECISION UNDERFLOW - Double Precision Floating-Point Operations**

- 0: Returns on double-precision floating underflow
  - 1: Clears results to zero and continues
- This is a program-requestable op. on which is set up for the program by the Executive.

**D4: LOAD COMPATIBILITY MODE**

- 0: 1108 Mode - full range addressing
- 1: The upper 16 bits of the effective address (16) are ignored, leaving 1107 program compatibility with the 1108. In this mode, only 65,536 words of storage are available.

**D5: MODIFIED STORAGE PROTECT ON (WRITE ONLY)**

- 0: Read, write and jump storage protection codes
- 1: Write protect on only lower 4 bits (0)

**D6: GUARD MODE**

- 0: Guard mode off. All instructions and all storage references to address control registers (100-179), the real-time stack (100-179) and executive control registers (120-179) are permitted.
- 1: Guard mode on. Invalidates all instructions and control register references described above to enforce the integrity of the system. Only when guard mode is on are the contents of the storage limits reg ever effective in storage protection. (If DS=1, there is no read or jump protection.)

**D7: CARRY DW DESIGNATOR**

- 1: Overflow (fixed-point addition or subtraction)

**D8: CARRY DESIGNATOR**

- 1: Carry (fixed-point addition or subtraction)

**D10: TEL BITS**

- 23-19: DAS - REGISTERS. These are stored
- 15-9: This defines the absolute base address values
- 8-0: In which programs the operating mode changes during execution.

**D17: QUARTER-WORD MODE BIT**

- 1: Quarter-word mode effective
- 0: Quarterword mode ineffective

Figure 4-3. Processor State Register Form.

#### 4.5.2. Interrupts

The interrupt network of the UNIVAC 1108 System is extensive. It is the means of effecting real-time, multiprogramming and time-sharing operations in the system. The interrupt is a control signal generated by either a peripheral subsystem (external interrupt) or the control section of the central processor. Specific interrupt locations are assigned within the lower regions of main storage for each condition. These interrupt locations are programmed to capture the interrupted address - 1 after the interrupt response subroutines. The Executive system, the system control I/O input/output set entries and response to real-time situations is strongly tied through use of these interrupts.

Other interrupts are provided for certain error conditions within the central processor. These may result from a programming fault such as an illegal instruction, a main storage parity error, or a user program violation such as an attempt to write into a protected area of storage or a violation of guard mode. These basic interrupts are used by the Executive to initiate remedial or house-keeping action when they are encountered. Table 4-1 lists the fixed-address assignments. Note that all assigned locations are bit interrupt locations except for 200g through 202g, which receive multiwords and 216g, which stores the day clock count.

#### 4.6.2. Guard Code

The guard mode prevents user programs from executing any of the instructions listed below. These instructions are reserved for the Executive. It also protects certain locations in main storage reserved for Executive operations.

Guard mode is established by the Load Processor State Register instruction. Execution of this instruction with the appropriate PSS bit correct is the only way that guard mode can be made operative and provides the only direct access to the PSS. Under guard code, an attempt to perform any of the privileged instructions or functions listed below results in a processor interrupt.

- Load Processor State Register
- Load Storage Diagnostic Register
- Initialize Processor Interrupt
- Select Interrupt Location
- Load CI and Select Register
- All I/O Instructions
- Prevent All I/O Interrupts and Trap
- Cascading indirect addressing for more than 1000 characters
- Cascading the Executive instruction for more than 102 microseconds
- Attempting to write into any of the Executive control register (400<sub>16</sub>-401<sub>16</sub>, or 100g-117g)
- Alert
- Disable Day Clock
- Enable Day Clock
- Load Last Address Register

Guard address is disabled by the occurrence of any interrupt. This stores the contents of PSR to user index register 0, clears certain bit positions of the PSR, sets D6=1, and establishes Executive code at offset 0.

DECIMAL ADDRESS	OCTAL ADDRESS	FIXED ASSIGNMENT
125	200	Status Word for External Interrupt on CPU 0/0
126	201	Status Word for External Interrupt on CPU 0/1
127	202	Status Word for External Interrupt on CPU 0/2
128-134	203-207	Unassigned
135	210	Power Loss Interrupt
137	213	ESI Access Control Word Parity Error Interrupt
138	212	SI Access Control Word Parity Error Interrupt
139	214	10 Data Parity Error Interrupt
141-144	214-216	Unassigned
142	216	Day Clock Reset
143	217	CPU Address Interrupt
144	218	SI Input Monitor Interrupt
145	221	SI Output Monitor Interrupt
146	222	SI Function Monitor Interrupt
147	223	SI Internal Interrupt
148	224	ESI Input Monitor Interrupt
149	225	ESI Output Monitor Interrupt
150	226	Locally Shared
151	227	ESI External Interrupt
152	230	Locally Shared
153	231	Vec 1 Bus Clock Interrupt
154	232	Interprocessor Interrupt #5
155	233	Interprocessor Interrupt #1
156	234	Unassigned
157	236	Main Storage Parity Error Interrupt (MEM 2)
158	237	Main Storage Parity Error Interrupt (MEM 3)
159	238	Main Storage Parity Error Interrupt (MEM 4)
160	240	Config Register Parity Error Interrupt
161	241	Illegal Instruction Interrupt
162	242	Executive Reset Interrupt
163	243	Quad Word/Double Word Length Protection Fault Interrupt
164	244	Test and Set Interrupt
165	245	Floating-Point Characteristic Overflow Interrupt
166	246	Floating-Point Characteristic Underflow Interrupt
167	247	Divide Fault Interrupt
168-175	250-257	Unassigned
176-250	260-377	Status Words for External Interrupts from I/OCs Main Storage Parity Error Interrupt (MEM 1)
Last Address	-1	

Table 2-1. Fixed-address Assignments

## 4.7 INSTRUCTIONS IN BRIEF

The UNIVAC 1108 central processor is provided with an unusually powerful and flexible instruction repertoire. Many 1108 instructions are effectively executed and completed in one main storage cycle. In addition to a complete set of instructions, including an extremely fast set of single and double precision floating point instructions, the repertoire includes a group which permits fast and simplified control by the Executive System operating in a multiprogramming or multiple processing environment.

In the following discussion, the instructions in the 1108 repertoire are grouped by functional class to illustrate the power of the repertoire. Appendix C lists them numerically by function code (in octal) stating exactly what each one does. The function codes are listed here to facilitate reference to Appendix C.

## 4.7.1 Data Transfer Instructions

To load the Arithmetic registers:

Load A	10
Load Negative A	11
Load Magnitude A	12
Load Negative Magnitude A	13

To load the Index and X registers:

Load R	23
Load X Modifier	26
Load X	27
Load X Increment	46

To load two Arithmetic registers with one instruction:

Double Load A	71,15
Double Load Negative A	71,14
Double Load Magnitude A	71,13

To store the Arithmetic registers:

Store A	01
Store Negative A	02
Store Magnitude A	03

To store other control registers:

Store R	14
Store X	15

To store two Arithmetic registers with one instruction:

Double Store A	71,12
----------------	-------

Two special purpose transfers:

Store Zero	04
Block Transfer	22

Any transfer instruction is, except double-length transfers, move selected parts of words. That is, the part = word register allows any sixth, quarter, third, or half word to be loaded into the lower position of an arithmetic register. When using load instructions, similarly, when using a store instruction any sixth, quarter, third or half word can be transmitted from the lower position of an arithmetic register, index register, or R register to main storage.

#### 4.7.2. Fixed Point Arithmetic

##### Single-word operations on arithmetic registers:

Add to A	14
Add Negative A	15
Add Magnitude to A	16
Add Negative Magnitude to A	17
Add Upper	20
Add Negative Upper	21
Add to X	24
Add Negative to X	25
Multiply Integer	30
Multiply Single Integer	31
Multiply Fractions	32
Divide Integer	34
Divide Single + Fractional	35
Divide Fractions	36

##### Double-length operations on two arithmetic registers:

Double Precision Fixed Point Add	71,10
Double Precision Fixed Point Add Negative	71,11

##### Special format operations:

Add Halves	72,07
Add Negative Halves	72,08
Add Thirds	72,06
Add Negative Thirds	72,07

#### 4.7.3. Floating-Point Arithmetic

The repertoire includes both single- and double-precision floating-point operations, using one-word and two-word operands, respectively. Three complement arithmetic is used.

##### Single Precision:

Floating Add	76,00
Floating Add Negative	76,01
Floating Multiply	76,02
Floating Divide	76,03
Load and Unpack Floating	76,04
Load and Convert to Floating	76,05

**Double Precision:**

Double Precision Floating Add	76,0
Double Precision Floating Add Negative	76,1
Double Precision Floating Multiply	76,12
Double Precision Floating Divide	76,14
Double Load and Convert to Floating	76,15

**Vinseconds:**

Magnitude of Characteristic Difference	
to Upper	76,06
Characteristic Difference to Upper	76,07
Floating Expand and Load	76,16
Floating Compress and Load	76,17

**4.7.4. Index Register Instructions**

These instructions can be used when modifying, loading, or storing the contents of index registers.

Store X	06
Add to X	24
Add Negative to X	25
Load X Modifier	26
Load X	27
Load X Increment	46
Total Less Than or Equal to Modifier	47
Jump Modifier Greater and Non-zero	74,12
Load Modifier and Jump	74,13

The *a* field of these instructions addresses the index register. Four of the index registers are overlapped with the arithmetic registers; thus all arithmetic instructions, such as multiply or shift, can operate directly on these four index registers.

**4.7.5. Logical Instructions**

The logical or Boolean operations are defined by the following truth tables.

Logical AND		Inclusive OR		Exclusive OR	
0	0	0	0	0	0
1	0	1	1	1	0

The three simple logical instructions are:

Logical OR	40
Logical Exclusive OR	41
Logical AND	42

One special instruction is also logical:

Masked Load Easier	43
--------------------	----

Several other instructions such as the repeated worked-search instructions employ logical operations in combination with other functions.

#### 4.7.4. Shift Instructions

The twelve shift functions include circular, logical, and algebraic shifts. Circular shifts are end-around. Logical shift fills in zeros or the end opposite the shift direction, whereas algebraic shifts fill in sign bits. The shift count (from 0 through 72 places) is taken from the R field (indexed when specified) of the shift instruction.

Right shift instructions:

Single Shift Circular	73,00
Double Shift Circular	73,01
Single Shift Logical	73,02
Double Shift Logical	73,03
Single Shift Algebraic	73,04
Double Shift Algebraic	73,05

Left shift instructions:

Load Shift and Count	73,06
Double Load Shift and Count	73,07
Left Single Shift Circular	73,10
Left Double Shift Circular	73,11
Left Single Shift Logical	73,12
Left Double Shift Logical	73,13

#### 4.7.5. Repeated Search Instructions

Search instructions operate as repeated comparison operations, comparing the value at  $R_1$  with that in  $R_2$ . They skip the next instruction when a specified condition is met or take the next instruction in sequence when the repeat count in  $R_1$  has been decremented to zero.

Algebraic (Sign Considered)

Search Equal	62
Search Not Equal	63
Search Less Than or Equal	64
Search Greater	65
Search Within Range	66
Search Not Within Range	67

Mixed Algebraic (Sign Considered)

Mixed Search Equal	71,00
Mixed Search Not Equal	71,01
Mixed Search Less Than or Equal	71,02
Mixed Search Greater	71,03
Mixed Search Within Range	71,04
Mixed Search Not Within Range	71,05

## Masked ALI, Immmed &amp; Unsigned:

Masked Alphanumeric Search Less	
Than or Equal	71,06
Masked Alphanumeric Search Greater	71,07

## 4.7.8. Unconditional Jump Instructions

These instructions transfer control to the location specified by the indexed address:

Start Location and Jump	72,01
Word Modifier and Jump	74,13

## 4.7.9. Conditional Jump Instructions

These instructions make a comparison and if a specific condition is met, they transfer program control to the instruction location specified by u. If not, the next instruction in sequence is executed.

Jump Greater and Displacement	70,*
Double Precision Zero Jump	71,11
Jump Positive and Shift	73,02
Jump Negative and Shift	73,03
Jump Zero	74,00
Jump Non-Zero	74,01
Jump Positive	74,02
Jump Negative	74,03
Jump Keys	74,04
Test Key- and Jump	74,05
Jump No Low Bit	74,06
Jump Low Bit	74,11
Jump Modific. Greater and Increment	74,13
Jump Overflow	74,14
Jump No Overflow	74,15
Jump Carry	74,16
Jump No Carry	74,17
Jump Input Channel Busy	75,02
Jump Output Channel Busy	75,06
Jump Function in Channel	75,19

\*The \* indicates displacement of 16 bits to registers.

#### 4.7.10. Test (or Skip) Instructions

These instructions make a comparison and if the specified condition is met, the next instruction is skipped. If not, the next instruction is executed.

Test Even Parity	14
Test Odd Parity	45
Test zero, Nonzero, High, no Modifier	17
Test Zero	50
Test Non Zero	51
Test Equal	52
Test Not Equal	53
Test Less Than or Equal	54
Test Greater	55
Test Within Range	56
Test Not Within Range	57
Test Positive	58
Test Negative	59
Double Precision Test Equal	71,1%

#### 4.7.11. Executive System Control Instructions

This group of instructions allows proper executive system control of programs operating in a multiprogramming and multiprocessing environment.

Executive Return	72,11
Prevent All I/O Interrupts and Jump	73,13
Store Channel Number	73,14
Load Processor State Register	73,15
Load Storage Limit Register	73,16
Init. a Interprocessor Interrupt	73,17
Select Interupt Locations	73,18
Load Channel Select Register/Load Last Address Register	73,19
Allow All I/O Interrupts and Jump	74,07

These instructions are used for establishing processor state, storage limit boundaries, interrupt locations, identification of I/O channels, and interprocessor communication and task assignment.

#### 4.7.12. Input/Output Instructions

This group of instructions allows the Executive system to initiate, test and control input/output operations. Monitored instructions will interrupt the program when the indicated transfer is completed.

Load Input Channel	75,00
Load Input Channel and Monitor	75,01
Jump Input Channel Busy	75,02
Disconnect Input Channel	75,03
Load Output Channel	75,04
Load Output Channel and Monitor	75,05
Jump Output Channel Busy	75,06
Disconnect Output Channel	75,07
Load Function in Channel	75,10
Load Function in Channel and Monitor	75,11
Jump Function in Channel	75,12
Allow All Channel External Interrupts	75,14
Prevent All Channel External Interrupts	75,15

#### 4.7.13. Other Instructions

Execute	72,10
Test and Set	73,17
No Operation	74 " "



## 5. SHARED PROCESSING SYSTEM

### 5.1. GENERAL

The UNIVAC 1108 Shared Processing System is a general-purpose, high-performance multiple processor system providing increased input/output capabilities as well as increased computational performance. The Shared Processing System is basically a two-processor configuration, one for I/O and one for computation. The input/output of the system, while the I/O bus is dedicated to processing only, the two processors employing only control and arithmetic sections, is not effected by any I/O transfers and therefore is dedicated to processing regardless of type. The input/output processor, containing either an input/output section as well as an arithmetic and control section, handles all data transfer within the system.

Among the principal features of the UNIVAC 1108 Shared Processing System are:

- 128 integrated circuit logic in each processor
- Shared, large, modular, parity checked, trans-speed main memory
- Parallel redundant, strong syndrome components
- Program address translation access shared memory
- Storage protection
- Partial word addressability to 9, 12, and 18-bit portions as well as full-word (36-bit), and double-word (72-bit) addressing available to both processors
- High speed, vector address, auxiliary storage
- Privileged mode for the Executive system in both processors
- Guest mode employed in both processors for user programs
- Fully compatible accepted and available with the Complete Executive library
- Completely compatible with the 1108 Uni-Processor, 1108 Matrix Computer, and 1108 Unit Processor Systems

## A. SYSTEM COMPONENTS

The UNIVAC 1108 Shared Processing System is organized to allow a number of tasks to be performed simultaneously under the direction of a common Executive control system. The system is composed of five types of components:

- Input/Output Processor
- Supporting Processor
- Main Storage
- Auxiliary Storage Subsystems
- Peripheral Subsystems

### A.1. Input/Output Processor

The input/output processor performs all peripheral, input/output functions, and executive control. Included in this processor is a set of 128, 125-nanosecond, integrated control registers providing multiple accumulators, index registers, input/output access control registers, and special use registers. In addition, a duplicate set of the user registers is provided for the Executive.

The input/output processor services up to sixteen high speed I/O channels and is responsible for the total input/output activity of the system. The Dynamically Specified Index (DSI) feature provides a basis for efficient communication protocols.

The arithmetic section contains the address registers and control registers necessary for performing fixed or floating point, single or double precision arithmetic; packed-word selection; shifting, logical operations; and tests. A split-word multiply feature provides for simultaneous addition and subtraction of corresponding half-word words of two operands. A powerful shift matrix permits single or double word, left or right, logical or circular shifts in one storage cycle.

### A.2. Computational Processor

The computational processor has all of the features of the I/O Processor with the exception of the input/output capability. The control and arithmetic sections of the input/output processor and the computational processor are identical. In essence, the computational processor "backends" the input/output Processor and by performing the bulk of computational activity freed the input/output processor to maximize input/output operations.

### A.3. Main Storage

The main storage read/write cycle time is 730 nanoseconds. The minimum storage of the shared processor system is 131,072, 36-bit words. It is expandable up to a maximum of 262,144, 36-bit words. Parity checking is provided on all storage references. Relative addressing and dynamic linking for relocatability is achieved through program base registers.

Main storage is shared between processors, and its performance is greatly enhanced through the interleaving and overlapping feature. Conflict-free access requests are resolved by the Main Module Access Unit.

#### 5.2.4. Auxiliary Storage

The auxiliary magnetic drum storage subsystems are an integral part of each UNIVAC 1108 Shared Processor System. Up to eight FHI-432 or FHI-1782 magnetic drums, or any combination of the two types, may be attached to one or two control units. A minimum of three FHI-432 drums are required by the UNIVAC 1108 Shared Processor System. The low access time and high transfer rate offered by these drum subsystems will significantly in achieving the balanced system.

#### 5.2.5. Peripheral Subsystems

Peripheral subsystems are attached to the input-output Processor through general-purpose input/output channels. With its adaptable input/output arrangement, the UNIVAC 1108 Shared Processor System can communicate with many read/write devices such as analog/digital converters, tape sets, executive function terminals, tracking and radar systems, display systems, and other related computing systems.

The minimum UNIVAC 1108 Shared Processor System requires 1-1K words of main storage, one FHI-432-1782 Magnetic Drum Subsystem with three FHI-432 drums or one FHI-1782 drum, one FASTRAND subsystem with one FASTRAND II or FAST-RAND III drum, one UNISERVO Magnetic Tape Subsystem with either two UNISERVO VI-C or two UNISERVO VIII-C tape units, a Display Console and one online UNIVAC 9300 System or equivalent card and panel capabilities.

Figure 5-1 depicts a 131K storage configuration for the UNIVAC 1108 Shared Processor System. The input-output processor consists of the command arithmetic section and input/output section with eight I/O channels. The computational processor consists only of a command-arithmetic section that is identical to the Input/output processor.




Figure 5-7. UNIVAC 1108 Enclosed Processing System

## 6. PROCESSOR INPUT/OUTPUT CONTROL SECTION

### 6.1 GENERAL DESCRIPTION

The input/output control section of the UNIVAC 1108 Central Processor Unit (CPU) controls transmission of data between main storage and the peripheral subsystems. It communicates with a peripheral subsystem via one of 125 bidirectional input/output channels. Data is transferred with 32 bits at a word length, and each channel has 72 data lines (36 input and 36 output plus control & grant lines). Although most input/output systems use all input and output lines, data flows in only one direction on a channel for a specific I/O instruction.

In the shared processor system, the input/output processor, consisting of an input/output section as well as arithmetic and control sections, handles all data transfer within the system.

The I/O control section acts as a small processor to operate many peripheral subsystems concurrently. A programmed I/O instruction selects a specified channel and I/O device on the selected channel, and sets up the required conditions for a given activity. From that point on, the I/O control section automatically controls transmission of data to or from the subsystem at its normal speed. When a subsystem requires a word, the I/O control section refers to an access control word which specifies the location in main storage to or from which data is to be transferred.

### 6.2 PERIPHERAL CONTROL

Input and output can be performed in either of two modes. Internally Specified Index (ISI) permits user data communications devices and internally generated index (IGI) to interface with peripheral equipment. All I/O channels except channel 17, which is always assigned to the display console, can operate in either mode depending on the setting of a mode switch associated with each channel.

### 6.3 INTERNALLY SPECIFIED INDEX MODE

Each channel operates in one of three states: input, output, and function. Input and output are the data transmission states. The function state is actually an output state during which the processor sends one or more function words to the subsystem. Each function word specifies an operation to be performed by the subsystem.

The actual word-by-word transmission (sequence of transfer states) is governed by an access control word stored in an access control register. Two of these registers, one for input and one for output, are assigned to each I/O channel (see Figure 6-1, registers 40, to 77<sub>H</sub>).

The format of the ISI access control word is as follows:



- Y = 16 bits, the starting or next address in main storage for the transfer.
- Z = 16 bits, the number of words still to be transferred. This increases by 1 each time a word is transferred.
- G = 2 bits, the incrementable control bit V.
- = 00, increment V by 1 after each word is transferred.
- = 10, decrement V by 1 after each word is transferred.
- = 01 or 11, do not change V.

In initiating an input/output operation, the processor writes an access control word in the input or output access control register associated with a given channel. Depending on the contents of G, the I/O control section transfers subsequent words to or from successive locations in main storage (increasing or decreasing addresses) or to or from a single location. After each transfer, the word count Z is decreased by one and tested for zero. A non-zero value for transfer of the next word in the block, a zero to terminates the operation and if the instruction calls for monitoring, the "input/output transfer interrupt" is set.

#### 3.7 EXTERNALLY SPECIFIED INPUT/OUTPUT MODE

The Externally Specified Input (ESI), in conjunction with data communication equipment, allows multiplexed remote communication devices to communicate with main storage over a single I/O channel on a self-controlled basis without disturbing the main program. Each such remote device communicates with its own slice of main storage.

Any I/O channel can be set to ESI mode by means of a switch. For example, by use of a patch cord, an ESI channel can be set to operate in either half-word (16-bit) or quarter-word (8-bit) mode.

Because any channel can be used by many devices in ESI mode, data flow must be governed by an access control word written in the device currently in operation rather than in the channel as in ISI. These access control words are stored in main storage at addresses assigned to the devices. As a device transmits data, it processes the address in its own access control word; the no complicated program monitoring is necessary to control data flow.

The format for the ESI access control word differs somewhat from that of ISI to enable control of half- and quarter-word transfers. The half-word access control word is as follows:



The G, W, and V fields have the same meaning as in the ISE access control word except that W is reduced to 12 bits and controls the characters to be transferred. There is also an L field of one bit; this field is used to indicate which half of location V is to be used, as follows:

SECOND HALFWORD L=1		FIRST HALFWORD L=0	
35		18 17	

where:

L = 0; use first halfword of location V and switch H to 1.

L = 1; use second halfword of location V; change V address as specified by G and switch H to 0.

On input the first halfword of an incoming message carries the associated ESI access control word to be transferred from main storage to the I/O control section. Since the L bit is zero the data goes to the lower half of location V. V is not altered but H is set to 1 and W is deincremented. The access control word is then returned to main storage until the next data from the same location arrives. At that time the access control word is again transferred from main storage. Since H may equal 1, the data goes to the upper half of location V, address V is changed as specified by G, W is deincremented, H is set to 0, and the access control word is stored. A similar sequence applies for output transfers.

On output operations are similar except that additional programming control is provided in the interrupt transmission. For this purpose the access control word includes two extra control fields:

S	H	G	W	WORD COUNT	V	STARTING ADDRESS	D
35	34	33 32	31 30	29	18 17		0

G, W, and V have the same meanings as for ISE although W is now only 12 bits long and now counts quarter words. S is the quarter word identifier designating the portion of V that is being addressed as follows:

FIRST QUARTER WORD	SECOND QUARTER WORD	THIRD QUARTER WORD	FOURTH QUARTER WORD
35 H=00	34 33 H=01	18 17 H=10	16 15 H=11

Notice that the data is stored in reverse of the ISE level 1 halfword operation.

C is a two-bit control field that prevents loss of data by generating an interrupt if programmed and a programmed end-of-transmission signal. The interrupt signal occurs when W goes from 1 to 0. However, when bit 20 is set to 1, the subsystem holds off an interrupt signal to the processor as W decreases from 2 to 1. Similarly, if bit 21 is set to 1 the subsystem generates the end-of-transmission signal as W goes from 2 to 1.

### 4.5. FLIPPER MODE DATA TRANSFERS

A buffer mode data transfer which occurs independently of main program control is used to transfer data between main storage and the communication subsystem. Before the transfer, the program performs the following steps:

- (1) Loads the locations specified by the ESI addresses with access control words.
- (2) Activates the channel to be used.
- (3) Sends a start word to the communication subsystem. This step is not required to effect transfers from low or medium speed Communication Terminal Modules.

Step 2 is accomplished by one of the following four instructions. The access control word should specify a one-word dummy buffer since such a buffer is not normally used in the ESI node.

LIC	Load Input Channel
LICM	Load Input Channel and Monitor
LOC	Load Output Channel
LOCM	Load Output Channel and Monitor

Step 3 is performed by a Load Function In Channel instruction. In ESI mode this instruction loads the access control word for the function into the unit's access control ring slot for the channel and takes one external function transfer.

Data is then transferred in quarterwords between main storage and the subsystem without main program intervention. Each time a quarterword is transferred to or from storage, 1 is automatically subtracted from the N count of the access control word. When this count becomes zero, the transfer is complete. If monitor is specified, an internal I/O monitor interrupt is set.

### 4.6 INPUT/OUTPUT INFORMATION WORDS

Four types of information words are transmitted between the processor and the peripheral subsystems. Each is accompanied by a control signal which identifies it for the receiving unit.

- Data words which go in either direction
- Function words which go from processor to subsystem
- Identifier words which go from processor to subsystem
- Status words which go from subsystem to processor

### 5.6.1. Data Words

Data is transmitted all bits in parallel. The number of bits depends upon the mode of operation. That is, for ISL, 32 - parallel, for IISL, 16 or 9 - parallel.

To identify the word as data, the sub-system accompanies the word with an input data request signal. The I/O section acknowledges receipt by returning an input acknowledge signal. Similarly, on output the system requires 16 bytes of an output data request. As soon as data is available, the I/O section sets connection and supplies an output acknowledge signal to the subsystem.

### 5.6.2. Function Words

The 36 bit function word contains operating instructions for the peripheral subsystem. This includes a function code specifying what is to be done and a cell select code if the subsystem controls more than one peripheral device.

The I/O control section identifies the information as a function word by sending an external function signal after placing the word on the data bus.

### 5.6.3. Identifier Words

The identifier word is used as a search key for any of the search functions. When such a word is sent to a subsystem that is set to perform a search operation, an external function signal accompanying it identifies it as an identifier word. The subsystem stores it in a specific register and compares it with each word read by the peripheral device until it finds an identical word. It then terminates the search and stores the location of the matching word in the start word for further use by the program. On a search/read function the subsystem stores reading as soon as the matching word is found.

### 5.6.4. Status Words

The 36-bit status word, generated by the subsystem, indicates whether an I/O instruction has been completed correctly or not. Indicators within the word indicate any abnormal or error conditions. The CPU stores this word in its external input status location for ready data and for the action (see 4.6.7).

## 6. PRIORITY CONTROL

Input/output operations are arranged in sequence by a priority control network within the input/output section of the CPU. Although up to sixteen I/O channels may be available for data transmission between the processor and peripherals, at the same time, only one channel can communicate with the central processor at any given instant. Priority control circuitry results situations in which two or more I/O channels simultaneously seek to communicate with the CPU. The following lists are priorities in descending sequence. If two or more requests have the same priority, priority is based on the I/O channel number (lower numbers have higher priority).

1. Output Data Request (ODR)
2. Input Data Request (IDR)
3. Real Time Clock Interrupt
4. Power Loss Interrupt
5. I/O Please Error Interrupt
6. External Interrupt (ESI)
7. Input Monitor Interrupt (ISI)
8. Output Monitor Interrupt (OSI)
9. Real Time Clock Interrupt
10. External Interrupt (ESI)
11. Input Monitor Interrupt (ISI)
12. Output Monitor Interrupt (OSI)
13. Function Monitor Interrupt
14. Interprocessor Interrupt (D)
15. Interprocessor Interrupt (S)

### 6.3 INPUT/OUTPUT INSTRUCTIONS

The 16 instructions in this section allow the program to initialize, test, deactivate, and control I/O operations.

The following six instructions prepare the I/O section of the processor to perform I/O operations on the specified channel. Their use and operation has been explained in 6.7.

Load Input Channel	75,02
Load Input Channel and Monitor	75,01
Load Output Channel	75,07
Load Output Channel and Monitor	75,05
Load Variation in Channel	75,10
Load Variation in Channel and Monitor	75,12

The following two instructions have no effect upon the operation of the I/O channels but test the specified channel to determine if it is active in the specified mode.

Jump Input Channel Busy	75,08
Jump Output Channel Busy	75,09

Similarly, the following instruction does not have any effect upon the operation of the specified channel but tests the specified output channel to determine if the first function word has been read by the memory after the channel has been activated in the function mode.

Jump Function in Channel	75,13
--------------------------	-------

The following two instructions enable and disable the sending of external interrupts by the I/O Section:

Allow All Channel External	
Interrupt	75.14
Prevent All Channel External	
Interrupt	75.15

The following two instructions enable the program to terminate operations on an I/O channel. They are used principally to terminate operations on a channel that has not terminated properly.

Disconnect Input Channel	75.03
Disconnect Output Channel	75.07

#### 6.8.1. Monitored Instructions

Input mode, output mode, or function mode can be activated on a channel either with or without monitor.

When ISI is in effect, at the end of a monitored instruction after the data has been transferred, the channel is deactivated and the I/O section sends a monitor interrupt to the CPO; this informs the Executive system that the transfer is complete.

The Load Function to Channel And Monitor (LFCM) instruction never results in a monitor interrupt when it specifies a channel conditioned for RSE operation.



## 7. THE INPUT/OUTPUT CONTROLLER

### 7.1. GENERAL DESCRIPTION

The Input/Output Controller (IOC) is an independent device that controls the operation of up to 16 peripheral subsystems under the direction of as many as three different CPU's. It is functionally similar to the I/O section of the CPU discussed in Section 6. Once a IOC request has been issued by a CPU, it can complete control of the operation, transferring data between main storage and the peripherals without interference from the CPU that originated the request.

It provides the following enhancements to I/O multiplexing systems:

- Independence of paths between peripheral subsystems and user storage
- Efficient, high-speed data communication capabilities
- Cascaded-bus operation (scatter-read/gather-write)
- Additional I/O channels


The multiprocessor system includes one or two Input/Output Controllers, each of which controls its own group of peripheral subsystems (see Figure 6-1). This provides a direct path between main storage and 1, 8, 16 or 32 high-speed bidirectional data channels. Each channel can transfer data at speeds up to 100,000 words per second. The IOC has an aggregate transfer rate of 1,333,000 words per second for all channels.

An I/O channel of the IOC contains all the functions of a processor I/O channel program. Data transfers proceed by way of an IOC ... over a peripheral device and main storage, independent of the particular location of the processor, thus allowing the processor more time for processing. No direct processor-to-peripheral (direct-updated) transfers are possible. All transfers must be buffered in main storage.

The IOC can interface with 1, 2, or 3 processors and has access to all of main storage by way of a multi-module memory unit. However, rather than using the I/O access control registers of the processor, it has its own high-speed index storage for access control.

### 7.2. POINTER REGISTERS

The addressing of the access control words in index storage is controlled by pointer registers. These 16-bit pointer registers are assigned one to each I/O channel of the IOC. The program links a given pointer register with the index storage address of an access control word. Thus the fixed relationship is between the peripheral subsystem and the pointer register, as well as between the subsystem and certain access control registers in the index storage.



Solid lines indicate basic units,  
Dotted lines indicate optional expansion units.

Figure 7-1. The Input/Output Controller.

### 7.3. ESI AND ISI

Like the input/output section of the CPU, the IOC operates in ESI (sequential or serial) or ISI mode; the mode being a field installed option for each I/O channel.

The ISI mode is used for any I/O channels that are connected to such peripheral subsystems as magnetic tape, magnetic drums, printers and punched card equipment. Function word and data transfers for such subsystems make use of pointer registers which reference the appropriate ISI access control word in the Index storage.

The ESI mode is used for data transfers to and from communications subsystems by the Communication Terminal Module Controller (CTMC) (see Section 3). The CTMC multiplexes data messages to and from many communication lines through a single I/O channel on a controlled basis without disturbing the program sequence of the processor. When operating in ESI mode, the data flow for each communication line terminal is controlled by its own dedicated control unit in main memory.

The index storage block for ESI and ISI address control words, 1 page, is increased to eight by providing data chaining capabilities (select-read/write/write) in ISI subsystems. The first 64 words of index storage are reserved for ISI as 4 access control words (both input and output) and external function access control words. These registers also serve the same purpose as the 16 input access control registers and the 16 output access control registers in the CPU.

The increasing 192 words in the main IOC since the ESI data access control words for operation with CTMC subsystems, by adding the 128 words to 222 words provides an additional 256 ESI data access control words. Thus, one word is no longer required. The ESI data access control words lead to main storage for use by the processor I/O section. This use reduces the number of main storage references from 1 to 1 in one logical ESI data transfer.

### 7.4. COMMAND AND DATA PATH WORKS

The Executive system schedules the programs to be run on the system as it allocates main storage, processor, IOC, peripherals, air moving time for each program depending on its needs and the priority. Therefore, if a program requires a particular peripheral, the Executive system specifies the IOC and channel requirement. It also specifies a CPU for a specific job and passes them the main storage to the IOC. Once the CPU has transferred its command packet, the IOC performs the transfer independently.

The IOC accepts the following command and control words:

IOC Command Words

External Line and Access Control Words

Data Access Control Words

Data Chaining Control Words

Each of these is described briefly in the following paragraphs.

## 7.4.1. IOC Command Word

The command word specifies the type of transfer (processor or IOC), the procedure or function transferred and the function to be performed (private input, output, or external function buffer). It also designates the IOC control word and whether or not chaining of words is required.

2F293	7	N	P	M	G	S		A			
25	3C	35	27	26	23	22	21	20	19	18	17

where:

F specifies one of eight functions.

N specifies one of the IOC channels.

P specifies whether a pointer register is required.

M specifies whether memory interrupt is required, for ISI channels.

G specifies whether chaining of access control words is required.

S specifies direction of data transfers or no transfer.

R specifies the number of control words to be transferred.

A specifies the address in index storage of the first access control word.

## 7.4.2. Data Chaining

Data chaining is the linking of a series of access control words to provide the IOC with the capabilities to scatter-read/gather-write operations. An ISI channel is placed in the chain mode when the Z field of the IOC command word contains a function code of 1, 2, or 3, and the G field contains a 1. For RSC channels, since chaining is not required, the G field must always be 0. When the channel is in the chain mode, the pointer register (word) is incremented by one each time the word count field of an access control word changes from one to zero. The IOC immediately uses the next index storage location specified by the pointer register. If the word count is not zero, it is the same access control word in the next buffer slot. A word count of zero indicates that this is an end-of-string word signaling the IOC that the end of final packet has been reached. This word directs the IOC either to send a terminate function code to the peripheral subsystem or to jump to a new packet of access control words in the index storage. In either case, a chain interrupt may be specified. If the chain is to continue, linking a terminate function code is specified. The end-of-string word has the following format:

2	R	B	C	WC	M	-	T	NCT USED	A		
35	S	33			18	17	16	15	14	6	0

where:

- WU Word Used; always zero to indicate end-of-string
- M Monitor interrupt
  - ... initiates a jump to address A in index memory
- T Tetrahedron output operation (for magnetic drum subsystem)
- A Address in index memory of the first word of a new packet of data access control words

#### 7.4. External Function Access Control Word

This word is stored in the index memory. It specifies the function in main storage of the first function word. When the IUC receives a command packet, it transmits the function word to the peripheral subsystem on the I/O channel designated by the WU command word. One or more function words may be transmitted to the subsystem. After completing the function word transfer, the IUC places the channel in input or output mode as specified by the selected function access control word.

35	ZEROS	M	U	I	B	WD	.....			A	.....	.....
							21	22	23			

where:

- M00 Places channel in monitor mode
  - C01T Places channel in C01 mode
  - I00 Places channel in input mode
  - WC Specifies the number of external function words to be sent to the subsystem
  - A Address of the first function word to be sent to the subsystem
- F = IST only

#### 7.4.4. Data Access Control word

This word specifies a data offset in main storage. The PNT and IST formats are the same as those used in the processor input/output section described in Section 6.

When the last function word has been transferred to a peripheral subsystem, the first data access control word is read from index storage. If two or more data access control words are to be used following the external function access control word, it is necessary to specify chaining. If chaining has been specified and no transfers for the next control word are completed, the next sequential word is read from index storage. The chain is broken when an end-of-string word specifying the packet end has been reached.



## B. PERIPHERAL SUBSYSTEMS

### B.1. AVAILABLE PERIPHERAL EQUIPMENT

Peripheral subsystems are attached to the UNIVAC 1108 Central Processor Unit (CPU) via the independent Input/Output Controller (IOC) through general purpose input-output channels, which have no restrictions as to the manner in which peripheral subsystems may be attached. The governing factor for peripheral attachment is the transfer rate of the devices in the subsystem. Since the channels are numbered in order of priority, real time equipment or equipment with very high transfer rates would be attached to the lower numbered channels which have the higher priority.

With this adaptive input/output arrangement, the UNIVAC 1108 System can communicate with many real time devices such as analog/digital converters, key sets, communication terminals, tracking and radar systems, display systems, and other information processing systems.

The UNIVAC 1108 peripheral subsystems are:

#### High Performance Drums

- FH-432 Magnetic Drum Subsystem
- FH-1782 Magnetic Drum Subsystem
- FH-152/FH-1782 Magnetic Drum Subsystems
- FH-550 Magnetic Drum Subsystem

#### Mass Storage

- PATRIOT II Mass Storage Subsystem
- PATRIOT III Mass Storage Subsystem
- 9414 Disc Subsystem

#### Magnetic Tape

- UNISERVO VI-C Magnetic Tape Subsystem
- UNISERVO VII-C Magnetic Tape Subsystem
- UNISERVO 12 Magnetic Tape Subsystem
- UNISERVO 16 Magnetic Tape Subsystem
- UNISERVO 12/16 Magnetic Tape Subsystem

#### Auxiliary Systems

- Panel Card Subsystem (Refer to Part 1)
- High Speed Printer Subsystem
- Unit and Channel Interface

#### Data Communication Systems (See Section 9)

- Communication Terminal Module Controller Subsystem
- West Terminal Synchronous
- Communication Terminal Synchronous
- Data Communication Terminal - DCT 2000
- Data Communication Terminal - DCT 4000
- Data Communication Terminal - DCT 500
- Data Communication Subsystem - ECS
- UNISCOPE 600 Visual Communication Terminal
- UNISCOPE 100 Visual Communication Terminal
- UNIVAC 9300 System

In addition to the standard UNIVAC 1108 subsystems, UNIVAC 1107 subsystems function with the UNIVAC 1108 System as well. Included in this category are:

- UNISCOPE II-A Magnetic Tape Subsystem
- UNISERVO III-A Magnetic Tape Subsystem
- UNISERVO III-C Magnetic Tape Subsystem
- UNISERVO IV-C Magnetic Tape Subsystem
- UNIVAC 1004 Card Processor

## 8.2. THE FLYING HEAD DRIVES

The UNIVAC Flying Head (FH) series of high speed large-capacity magnetic drum storage units provide modular auxiliary storage to permit the operation of large and complex systems. These units vary from the ultra fast PU 432 (with an average access time of 4.3 milliseconds) to the large capacity (12.5 million alphanumeric characters) FH-1782 which provides extensive fast access storage that can be used to large data files that have to be accessed infrequently.

FH magnetic drum subsystems have an individual read/write head for each track. The servo winding on PU series drums is available to the system for an average half-revolution access time of 4.1 milliseconds (PU 432), or 17.0 milliseconds (FH-1782) and 19.1-880).

Each word in all FH subsystems is individually addressable, so that the fastest use can be made of primary storage. This enables offline search operations in which the control unit matches the contents of any drum area with the capacity of the subsystem with a designated identifier word. Upon finding a match it specifies the address of the match or beginning reading and transferring data to main storage. This entire process is carried out offline without any programmatic intervention since the input/output search function has been initiated and the identifier word designated. This feature is frequently used in the scanning of large data areas when the exact location of an item is unknown.

A new function has been incorporated in the control logic of the PU 432/1782 subsystem to predict and reduce storage access time. This function enables the program to request the current angular position of the drum under the read/write heads of a particular drum to it. The input/output handle can then select from the subsystem queue the data request that can be serviced faster. It is possible to sequence drum requests and to make multiple accesses to a drum unit during a single revolution, instead of having to wait an average of half a revolution for each request.

The transfer rate of data to and from the FH drum subsystem is in line with the ultra fast computing power available. The standard rate is 1,470,000 alphanumeric characters per second. By means of a field option, drum transfer rates may be matched to system loads by intergrading to provide transfer rates of 730,000; 380,000; 180,000, or 90,000 alphanumeric characters per second.

Through the addition of Shared Peripheral Interfaces (SPI), a single-channel disk drive subsystem may be accessed by up to 16 different users. This not only provides a single channel in case of fail-safe situations, but also enables all processors to access all drum units as common storage, so that all CPU's in a multiprocessor system can share a single major task, or tasks can be allocated to individual CPU's but with data storage being shared.

The FH 132/1782 drum subsystems may operate with either one or two control units, using one or two input/output channels. Availability of two channels permits read/read, read/write, write/read and write/write operations simultaneously on any two drum units of the subsystem. If required, a search function may be substituted for any of the read functions. As an additional reliability measure, each control unit of a dual-channel subsystem has its own power supply; therefore, in case of failure of one of the power supplies, the subsystem can still operate on a single-channel basis.

The UNIVAC 1108 Operating System is planned to use auxiliary drum storage instead of magnetic tapes as much as possible. This reduces manual handling and access and transfer time when compiling and assembling, and during batch input/output operations.

These FD drum subsystems have many advantages in standard data processing as well as real-time operation. This is especially true in applications where read/write processing and sort/merge routines are more prevalent.

Large capacity with rapid access affords conventional interleaved storage. Instead of multiple tape units, the use of the tape subsystems leaves the tape units free for key input/line or demands.

Drum subsystems allow an executive executive control system without reducing main storage utilization or operating inefficiency. The short access time of the FTI-432 allows file records and control segments to be stored outside of main storage. They can then be read into a common overlay area only when required. This arrangement greatly reduces the amount of main storage required for the Executive system.


#### 6.2.1. FTI-432/FTI-1782 Drum Subsystems

A valuable characteristic of UNIVAC 1108 drum subsystems is the ability to associate. In the core subsystem, the ultrahigh speed FTI-432 drum with the fast high capacity FTI-1782 drum. Any combination of high density may be mixed on a subsystem.

This subsystem arrangement is of significant importance in the UNIVAC 1108 storage configuration. An efficient blend can be made of high speed storage for rapidly required software, program segments, tables, and indices and greater access time and large capacity storage for less frequently used program segments, data files, and message assembly/disassembly areas. A judicious mix of speed, capacity, and reliability can be planned and the mix can readily be altered as requirements change. Character transfer rates are identical for the FTI-432 and FTI-1782 drum units. The only functional difference in a data transfer is the variation in access time.

This subsystem is available in both single- and dual-channel versions to provide a hierarchy of auxiliary storage to both uniprocessor and multiprocessor. The dual-channel version includes two electrically and logically independent control units each on a different I/O channel. This enables simultaneous operation of any two drums in the subsystem and provides the hardware redundancy required for multiprocessing.

## 8.2.2. PU-432 Magnetic Drum Subsystem




The PU-432 Magnetic Drum Subsystem is designed for sequential operation and is suited primarily to unit processor configurations. A minimum Flying Head 432 (PU-432) Magnetic Drum Subsystem includes three drums (350,432 36 bit word) of storage, a control unit, and power supplies, contained in two cabinets. To expand the system, cabinets may be added, each containing one or two drums with a storage capacity of 203,744 16-bit words per drum. Of the 432 tracks on each drum, 354 are used for data; the remaining can be reserved for spares, parity, and timing functions. There are 2048 words of data per 3 tracks. Reading and writing are 3-bit parallel operations on all three tracks of either 16 bits simultaneously. Thus the maximum transfer rate is 240,000 words or 1,440,000 alpha-numeric characters per second.

Up to eight PU-432 Magne-Drums may be accommodated in a single PU system, affording a maximum subsystem capacity of 2,097,162 words or 12,582,912 alphanumeric characters.

PU-432 units may be interconnected with PU-1782 units in the same subsystem to provide a problem oriented ultrahigh speed and large capacity storage. This mixed subsystem is described in 8.2.3.

STORAGE CAPACITY	203,744 16-bit words or 350,432 36 bit words, or 1,572,264 alphanumeric characters per drum
AVERAGE ACCESS TIME	4.3 milliseconds
DRUM SPEED	7,200 revolutions per minute
NUMBER OF READ-WRITE HEADS	432 - one per track
CHARACTER TRANSFER RATES	1,440,000, 720,000, 360,000, 180,000, 90,000
WORD TRANSFER RATES	240,000, 120,000, 60,000, 30,000, 15,000
I/O CHANNELS REQUIRED	1 per subsystem
NUMBER OF DRUMS PER SUBSYSTEM	1 to 8 (12,582,912 characters maximum)

## 8.2.3 FH-1782 Magnetic Drum Subsystem




The Unisys Head 1782 (FH-1782) Magnetic Drum is identical to the FH-880 drum except that the storage capacity is 2-3/4 times greater; this increase is achieved partly by an increase in the number of data tracks to 1536 and partly by an increase in the recording density. Each track has its own read/write head, and average access time is unchanged at 17 milliseconds.

A single FH-1782 drum stores 9,997,112 words, equivalent to 12,562,912 alphanumeric characters. Up to eight FH-1782 drums can be accommodated in a single subsystem giving a subsystem capacity of 100,336,296 characters.

The increased recording density results in a character transfer rate equal to that of the FH-432 drum; this arrangement enables FH-1782 drums to be cascaded with FH-432 drums in the same subsystem as specified in 8.2.3.

FH-1782 DRUM SUBSYSTEM	
STORAGE CAPACITY	2,997,112 computer words of 36 data bits plus 32 check bits, or 12,562,912 alphanumeric characters per drum.
AVERAGE ACCESS TIME	17 milliseconds
DRUM SPEED	1,000 revolutions per minute
NUMBER OF READ/WRITE HEADS	1536 (336 blocks with 54 heads per block)
CHARACTER TRANSFER RATES	1,440,000; 720,000; 360,000; 180,000, 90,000
WORD TRANSFER RATES	240,000; 120,000; 60,000; 30,000; 15,000
I/O CHANNELS REQUIRED	1 or 2 per subsystem
NUMBER OF DRUMS PER ELEMENT SYSTEM (MAX.)	3 (total of 100,336,296 characters)

## 5.2.4. EB 880 Magnetic Drum Subsystem



The EB-880 Magnetic Drum Subsystem has three times the capacity of the PL-450鼓; however, its access time is four times greater than the PL-450 drum.

A single EB-880 drum stores 768,432 words, equivalent to 4,718,592 alphanumeric characters. Up to eight EB-880 drums can be grouped modulated in a single subsystem giving a total system capacity of 37,748,736 characters.

Of the 880 tracks on the drum, 768 are used for storing data, 32 for parity, and the remaining 80 spaces and timing purposes. There is one read/write head per track. The 768 tracks of data storage are organized into 128 banks of six tracks each, with each bank having a capacity of 6144 words. Reading and writing are performed in 6-bit parallel mode, with six tracks of a bank being read simultaneously at a maximum transfer rate of 16,000 words or 300,000 alphanumeric characters per second.

STORAGE CAPACITY	768,432 36 bit words (4,718,592 alphanumeric characters) per drum
AVERAGE ACCESS TIME	17 milliseconds
DRUM SPEED	1770 revolutions per second
NUMBER OF READ/WRITE HEADS	430 (one per track)
WORD TRANSFER RATE	60,000 words per second (maximum)
CHARACTER TRANSFER RATE	300,000 characters per second (maximum)
NUMBER OF CHANNELS REQUIRED	1
NUMBER OF DRUMS PER SUBSYSTEM	1 to 8 (total of 37,748,736 characters total capacity)

### 5.5 MASS STORAGE SUBSYSTEMS

Two types of mass storage are available: drum (see 5.3.1) and disc (see 5.3.2).

#### 5.5.1. FASTRAND Mass Storage Subsystem

The UNIVAC 1100 Mass Storage Subsystems (FASTRAND I and II) provide very large capacity random access storage. Track flexibility is provided by the availability of multi-angle and a dual channel subsystem and by the Fastband option, available on a unit basis. Each Fastband track has a permanently assigned read/write head, as distinguished from the ordinary track, which shares a head with a number of other tracks. Access to Fastband data is fast; because there is no need for head position, 2 FASTRAND units include two large magnetic drums, which, like those used in the UNI 132 and UNI 1783 subsystems, employ fixed heads. However, to reduce cost, only a limited number of read/write heads are used. These move laterally over 102 sectors.

There are 64 read/write heads per unit, gang-mounted on a common carriage mechanism. As a result, no subsystem requires all of the heads in a drum unit with one movement of its positioning mechanism in an average time of 77 milliseconds. The maximum head positioning time over all tracks is 80 milli-seconds, and the minimum is 30 milliseconds. Average latency is 25.4 milli-second (resolution time 25 milliseconds).

Access time, however, varies from less than one millisecond (when a head is already positioned over the desired track and latency at its minimum to 10.6 milliseconds (for maximum head movement and maximum latency). The average is 9.2 milliseconds which can usually be reduced by good system design, data layout and programming.

An independent position control feature allows greater flexibility and decreased average access time. This is done in a multi-unit subsystem by concurrently pre-positioning the heads in a number of drum units. Pre-positioning the heads saves time. In particular, once the position instructions have been transmitted to the FASTRAND unit the Executive system can immediately initiate another operation on a different FASTRAND unit without waiting for completion of the positioning operation. When ever the system reads from or writes on such a pre-positioned unit, the only time delay is for the address circuit activation and latency. These are the mechanical design features which contribute to the FASTRAND's operating speed.

In any effort to reduce processing time, off-line search is an important advantage. In this operation the computer instructs the FASTRAND subsystem to locate a specific area of data, and then goes on with other processing while the storage search takes place. Much like a subsystem finds the data, it notifies the computer and sends it the data. Also, all other functions of the FASTRAND unit permit the computer to continue its work as the records are being read from or written on the drums.

All data on a FASTRAND subsystem is recorded in 28-word groups known as sectors. Parity is recorded by sector and the parity bits are automatically checked.


A single FASTRAND subsystem can accommodate up to eight FASTRAND units. Any of the input/output channels of a CPU or IOC can accommodate a 7 FASTRAND subsystem. Like the MU-433-1782 dual subsystem, either single- or dual-channel operation is possible, providing full-scale two-drum-at-a-time simultaneity.

Two different dual-channel FASTRAND subsystems are available. They differ in the amount of hardware redundancy in the control units and therefore in their capability to perform simultaneous operations. The dual-access FASTRAND subsystem includes two complete control units and therefore does not require the two basic organization of FASTRAND storage units. The control units, being logically and electrically independent, provide the parallel data paths that permit simultaneous operations on any two FASTRAND units in the subsystem.

An optional feature called Fastload includes 24 additional tracks with fixed read/write heads. This provides rapid access (35 ms. average). The write lockout feature is also available for data protection. By means of this lockout feature, the operator can manually inhibit writing on 1, 3, 4, 8, 16, 32, or all 193 tracks starting with the first track of each head.

Physically, the FASTRAND II mass storage units are similar to the FASTRAND I mass storage units. The basic difference is in their recording densities (over 1500 bits per inch for FASTRAND II mass storage units versus 1000 bits per inch for FASTRAND I mass storage units). Since this recording density is 50 percent greater, the storage capacity and word and character transfer rates of the FASTRAND II mass storage units are 50 percent greater than those of the FASTRAND I mass storage units.

## FASTRAND II AND III MASS STORAGE UNITS



STORAGE CAPACITY (PER UNIT)	FASTRAND II: 22,020,096 36-bit words (332,120,576 characters) FASTRAND III: 33,020,144 36-bit words (398,180,864 characters)
AVERAGE ACCESS TIME	92 milliseconds
RECORDING DENSITY	FASTRAND II: 1,000 bits per inch FASTRAND III: 1,600 bits per inch
TRACKS PER INCH	136
DRIVE SPEED	630 revolutions per minute
MOVABLE READ/WRITE HEADS	64
C-CHARACTER TRANSFER RATE	FASTRAND II: 137,696 characters per second FASTRAND III: 235,544 characters per second
WORD TRANSFER RATE	FASTRAND II: 26,282 words per second FASTRAND III: 39,424 words per second
ACCESS LATENCIES (FIXED READY/ WRITE-CASED)	24
FASTBAND AVERAGE ACCESS TIME	25 milliseconds
FASTBAND STORAGE CAPACITY (FFC) (36 Ti)	FASTRAND II: 40,000 36-bit words (520,048 characters) FASTRAND III: 64,512 36-bit words (827,072 characters)
WRITE LOCKOUT PROTECTION	Yes
I/O CHANNELS	1 or 2 per subsystem
NO. OF UNITS PER SUBSYSTEM	1

\*Optional.

NOTE: Addition of standard transmission capability by 256,048 characters per unit (3,072,384 characters).  
(FFC include mainbands).

### 8.3.2. UNIVAC 8414 Disc Subsystem

The 8414 Disc Subsystem offers the vast storage capacity of eight 1.2 Mbytes expandable to disc drive modules. The advantages of the UNIVAC 8414 Disc Subsystem are as follows:

- substantially increases throughput performance;
- provides for incremental growth;
- has expandable potential for online processing; and
- enhances capabilities for real time and multiprogramming.

The 8414 Disc Subsystem provides the 1108 System with an expandable, random access, external storage medium. The basic subsystem consists of one central unit, one Multi Subsystem Adapter (MSA), and from two to eight, 8x11 disc drives.

Data is transferred between the programmer and subsystem in words in a linear fashion. Data is stored on and retrieved from the disc drive serially. The MSA translates the byte oriented code of the 8414 disc into the 36 bit word format of the 1108 System.

The UNIVAC 8414 Disc Subsystem offers many processing advantages, especially in applications where rapid file processing and point/move routines are prevalent. Information is stored on widely used removable disc packs which can hold over 5.4 million 36-bit words of information. A maximum 8414 subsystem can store up to 31.8 million, 36-bit words in data online. The removable characteristics of the disc pack permit virtually unlimited offline storage and easy interchange of information without conversion to other media.

Each disc pack contains 11 discs with two data tracks on the inside surfaces. Twenty ready/write heads are mounted in a single actuator mechanism which moves the 20 heads in unison between the periphery and the central area of the disc. The actuator mechanism can access one of 300 tracks across the disc surface. This is multisectional and each section contains 200 sequential data recording cylinders in the disc pack, with three cylinders received as alternate start tracks. Each cylinder contains twenty tracks, number 0 through 9. The addressing of an individual track in the pack is by track number (000-200) and by read/write head number (0-9).

Access to different tracks within a cylinder is faster than access to tracks in different cylinders since changing tracks requires only electronic switching, whereas accessing a different cylinder requires physical rotation of the disc pack mechanism. There are 4060 (200 x 20) tracks in a disc pack assembly. Data capacity figures are based on 4000 tracks, thus allowing for 60 spare tracks in a disc pack assembly.

The 8414 Disc Subsystem provides for dual access and positioning controls. This includes:

- Simultaneous read/write, read/write, write/write control, and switch positioning functions.
- Alternate data and command paths available to any component of the system.
- Optimized selection of I/O service request for a queue.

Number of disc pack subsystems	
	2-8
Number of read heads per drive	1
Number of R/W read encoder read heads	1
Number of R/W heads per disc pack	20
Number of tracks per disc surface	200
Number of recording surfaces per disc pack	20
Number of addressable tracks per surface	200
Number of addressable tracks for a disc pack	4000
Number of sectors per track	444
Capacity 32-bit words per disc pack	1.9 trillion
Minimum access time	20 ms
Average	50 ms
Max min access time	150 ms
Disc pack speed	2400 rpm
Data transfer rate	2.5M bytes/sec.

\*Using integrated FAS IRIGND

#### 8.4. UNISERVO MAGNETIC TAPE SUBSYSTEMS

Four magnetic tape subsystems are available with the UNIVAC 1108 System. They are:

- UNISERVO V-10 Magnetic Tape Subsystem
- UNISERVO VIII-C Magnetic Tape Subsystem
- UNISERVO 12 Magnetic Tape Subsystem
- UNISERVO 16 Magnetic Tape Subsystem

Three basic methods of operation are available:

- Single Channel Operation — In this method of operation, one or more tape units are connected to a single I/O channel through the appropriate control units. Only one function, on any one of the tape units, may be active at any single instant.
- Dual-Channel Operation — In this method of operation, two or more tape units are connected to two I/O channels through the appropriate control unit. Since two I/O channels are being used, simultaneous read/lead or read/write on any two tape units is possible.
- Simultaneous Operation — In this method of operation, two or more tape units are connected to two I/O channels through the appropriate control unit, just as in dual-channel operation. And, lead circuits in the control unit and the tape units, however, permit simultaneous read/read, read/write, write/read, and write/write on any two tape units.

The following table indicates the availability of the various methods of operation for the tape subsystems.

	Single Channel	Dual Channel	Simultaneous
UNISERVO V-C Subsystem	X	X	
UNISERVO VIII-C Subsystem	X		X
UNISERVO 12 Subsystem	X	X	X
UNISERVO 16 Subsystem	X	X	X


Magnetic tape subsystems may consist of up to 16 tape units with the appropriate control units. Systems are available for both 7- and 9-track operation. The 7 and 9-track options permit data recorded in the traditional industry compatible form to be handled, and yet at the same time allows the upgrading of these records in line with the ASCII code and packed-decimal formats.

Those systems employing either UNISERVO V, VI-C or 16 control units may be configured in mixed systems, that is, systems using a mixture of UNISERVO VI-C/VII-C tape units or a mixture of UNISERVO 12/16 tape units. This feature is available only for 7-track operation. Such a mixed system provides a useful flexibility by combining high speed units with less expensive medium speed units.

Since the UNISERVO 12 and 16 subsystems are byte oriented, these tape units must be connected to the UNIVAC 1108 System through the Multi-Subsystem Adapter (MSA). The MSA translates the byte output of the UNISERVO 12 or 16 tape units into a 36-bit format suitable for use in the 1108 System. On input, the MSA performs the word-to-byte translation.

A Shared Peripheral Interface (SPI) may be attached to the UNISERVO VI-C/VIII-C subsystem to give it access to one or four processors (CPU's or IOC's). While the SPI feature is not included in the MSA, the MSA may be connected only to CPU/IOC channels.

#### 2.4.1. UNISERVO VI-C Magnetic Tape Subsystem



The UNISERVO VI-C Magnetic Tape Unit is a low cost unit having moderate speed and transfer rates for applications involving menu, file passing, extensive sorting, or other applications for which high speed magnetic tape subsystems would be desirable.

A UNISERVO VI-C subsystem can have up to 36 magnetic tape units connected to one or two input/output channels. Dual-channel operation permits reading up to two tracks, e.g., writing operation to be performed simultaneously on any two magnetic tape units while all other tape units are reading.

Forward read capability is standard on all units.

The master/slave concept is employed in the logic of the UNISERVO VI-C subsystem; circuitry has been built into one of the UNISERVO VI-C units which will be used to govern up to three other UNISERVO VI-C units for certain electronic control functions. In a maximum subsystem of 16 units, there would be four master units and twelve slaves.

Data packing density is either 200, 350, or 800 characters per inch, as selected. The tape speed is 42.7 inches per second, giving maximum transfer rates of 8,840, 17,711, and 34,160 alphanumeric characters per second, respectively.

The 800 character per inch density is normally used, the 200 and 500 densities being used only for compatibility purposes. At 800 characters per inch more than 11,520,000 characters may be stored on a single reel in 600-character blocks.


Read takes place at 160 inches per second, exceeding a full reel of 2400 feet in one second in 150 seconds.

Data may be recorded in variable-length blocks under program control, with character and block information, and verified, partly. A read-after-write head allows immediate verification of all data written, and under the control of the Executive tape/loop unit, repeated read and write operations are undertaken whenever read or write errors occur.

UNISKRYVO VI C tape units are fully compatible with IBM 727,729 models through VI, and VAMO units in record mode, with IBM 3100 Series Models I through 5 units in noise reduce mode, and with industry compatible units produced by other manufacturers. The UNISKRYVO VI C control unit can be furnished with a hardware translator to convert between tape code and Model 1000, thus ensuring tape compatibility among installations.

TRANSFER RATE	
	11,520,000, 23,040,000, and 34,560,000 characters per second.
RECORDING DENSITY	200, 500 and 800 E-bit characters per inch
TAPE SPEED	42.7 inches per second
TAPE WIDTH	0.5 inch
TAPE LENGTH	2,400 feet
THICKNESS	0.5 mils
BLOCK LENGTH	Variable
SPACE BETWEEN BLOCKS	0.75 inch (7 tracks) 0.60 inch (5 tracks)
TRACKS ON TAPE	7 tracks; 6 data, 1 parity optional: 5 tracks; 3 data, 1 parity
MAXIMUM NUMBER OF UNITS IN SUBSYSTEM	15
STANDARD PORT RATE	Background read
PROCESSOR INPUT/OUTPUT P-844F14	1 or 2

### 3.4.2 UNISERVO VIII-C Uniservo Tape Subsystem



A UNISERVO VIII-C Subsystem can have up to 16 uniservo tape units, and can incorporate either one or two control units attached to one or two input-output channels for single or dual channel operation.

UNISERVO VIII-C units may be specified with seven or nine-track mode. In seven-track mode, one parity and six data bits are recorded in each frame across the width of the tape. A single six-bit alphanumeric character or a six-bit binary value may be stored per frame. In nine-track mode one parity and eight data bits are recorded in each frame across the width of the tape.

Data packing density in seven-track mode is selectable by the program or by a manual switch on each unit, to either 250, 556, or 800 frames per inch. Physical tape speed is 120 inches per second giving maximum transfer rate of 24,000, 46,200, and 96,000 alphanumeric characters per second.

An even higher transfer rate resulting of six-bit characters are read or written in nine-track mode. This method of operation yields a transfer rate of 128,000 characters per second.

The rewinding rate is 240 inches per second; a full reel of 2,100 feet can be rewound in 120 seconds. The 800 frames-per-inch packing density is normally used; the 250 and 556 densities are being used only for seven-track mode compatibility purposes.

Reading may take place with the tape moving either forward or backward, an ability valuable for saving record time especially during commerce operations. Writing takes place when the tape is moving forward only.


Data may be recorded in variable-length blocks, and may be read with either serial (1/4 in.) or parallel (1/2 in.) density. A read-after-write head allows immediate self-erasing of all data written. Under the control of the software Input/Output Handler, repeated read and write operations are undertaken in an attempt to recover from errors.

Programming problems with this tape subsystem are insignificant since the monitor is fully equipped with 16 byte-wide input-output buffer, direct with all operations except the system response to a nonrecoverable error.

UNISERVO VIII-C tape units are fully compatible with IBM 729, 729A Models I, II, and III, and 7290 units. It is compatible with IBM 2400 series Models I, II, and III in interface mode, and with industry-compatible units produced by other manufacturers. The UNISERVO VIII-C control unit can be furnished with a hardware translator to convert between tape code and Ebcdic code, thus ensuring tape compatibility among installations.

UNISERVO VIII-C TAPES	
TRANSFER RATE	24,000, 36,720, and 66,000 alpha-numeric characters per second
RECORDING DENSITY	200, 565, and 895 6-bit characters per inch
TAPE SPEED	120 inches per second
TAPE WIDTH	1.6 inch
TAPE LENGTH	2,420 feet
THICKNESS	0.5 mils
BLOCK LENGTH	Variable
SPACE BETWEEN BLOCK	0.75 inch (7-track) 1.6 inch (9-track)
TRACKS ON TAPE	7 tracks, A-E, C-E, Equality Optional, 9 tracks, A-E, C-F
UNITS PER CONTROL	16
STANDARD FEATURE	backward Read
PROCESSOR INPUT/OUTPUT CHANNELS	1 or 2

## 8.4.3. UNISEX 1100-2 Magnetic Tape Subsystem



The UNISEX 1100-2 Magnetic Tape Subsystem is a low-end medium performance subsystem with 1/2" 9-track, 1600 frames per inch, and phase encoding as the available tape formats. One master tape unit, with a power supply and control unit, controls up to three slave units. Up to 12 tape units are synchronously controlled by a UNISEX 1100-12/16 control unit.


This subsystem offers a peak transfer rate of 68,000 frames per second in the primary tape mode. The 1/2" 9-track NRZ format with a peak transfer rate of 34,000 frames per second also can be incorporated. Tape data validity checking facilities include read check while writing, longitudinal redundancy check, vertical parity check (2-track phase pages) and cyclic redundancy check (diagonal 9-track NRZ tapes).

"On the Fly" serial track read error correction is standard for phase tapes. On 2-track NRZ tapes, single track read error correction is provided by a second attempt at an operation after error detection and repositioning. This provides the ability to correct tape errors in either the forward or backward direction. This simplifies the error correction programming routines and assist in the recovery of unusual error conditions which otherwise would result in a nonrecoverable error. A programmable low gain read oscillator is the reading of tape records containing logic codes (levels).

A powerful simulability feature allows the usage of read/read, read/write, write/read, and write/write functions.

UNIVAC 1108 SYSTEM DESCRIPTION	
TRANSFER RATE	8" R tape/sec/track
TAPE SPEED	42.7 inches/sec
TAPE DIRECTION	Forward or backward
HEADING	Forward
TAPE WIDTH	0.5" x 1"
TAPE LENGTH (MAX.)	2,400' feet (30 mils)
THICKNESS	1 mils
B/E OR LENGTH	Variable
INTERBLOCK GAP	0.55 inch (2-track) 0.6" mils (19-track)
INTERBLOCK GAP TIME (2-TRACK)	17.6 milliseconds (on step) 23.6 milliseconds (start/stop)
INTERBLOCK GAP TIME (9-TRACK)	14.1 milliseconds (on step) 20.1 milliseconds (start/stop)
REVERSAL TIME	25 n. 1 seconds
REWIND TIME	3 minutes (2-100 foot).
DUA. DENSITY	Feature available
SIMULTANEOUS OPERATION	Feature available

## 8.4.4. UNISEEK VG 16 Magnetic Tape Subsystem




The UNISERVO 16 Magnetic Tape Subsystem is similar to the UNISERVO 12 Magnetic Tape Subsystem except that it has higher performance capabilities. The peak transfer rate is 192,000 frames per second in the ordinary tape mode, (9-track, 600 frames per track, phase encoding) and 96,000 frames per second in the NRZ mode.

The UNISERVO 16 dual access, simultaneous feature is more powerful in that it provides write/write operation on all four data heads in addition to read/read and read/write. Furthermore, it provides complete subsystem redundancy by the addition of individual power supplies for each control unit and independent access paths to each tape unit. Data validity checking facilities include read check while writing, longitudinal redundancy check and a cyclic redundancy check (Diagram 2) on 9-track NRZ tapes and vertical parity check on 9-track phase tapes. The UNISERVO 16 is a free-standing tape handler, that is, the master/slave approach is not used.

The basic tape control unit may be extended for the utilization of UNISERVO 12 tape units by the addition of a UNISERVO 16 feature in the control unit. Intermixing of UNISERVO 12 and UNISERVO 16 magnetic tape handlers on the same subsystem is possible with the addition of this feature.

<b>UNISERVO 16 SPECIFICATIONS</b>	
TRANSFER RATE	16 kilibauds/second
TAPE SPEED	120 inches/second
TAPE DIRECTION	
READING	Forward or backward
WRITING	Forward
TAPE WIDTH	1.5 inch
TAPE LENGTH (MAX.)	2,475 feet (750 m)
THICKNESS	1.6 mils
BLOCK LENGTH	Variable
INTERBLOCK GAP	0.75 inch (2-track) 0.6 mil (9-track)
INTERBLOCK GAP TIME (9-TRACK)	6.25 μ seconds (normal) 6.25 μ seconds (5 mil/mil)
INTERBLOCK GAP TIME (9-TRACK)	6.0 milliseconds (normal) 6.0 milliseconds (start/stop)
REVERSE TIME	10 milliseconds
REWIND TIME	2 minutes 2.400 feet
DUAL DENSITY	Feature 272 - 16 p
DUAL ACCESS & MULTIPLE OPERATION	Feature 272 - 30 p

## 5.5. UNIVAC HIGH SPEED PRINTER SUBSYSTEM



The UNIVAC High Speed Printer Subsystem provides the UNIVAC 1108 System with an output printing unit that is capable of printing single or multiple copies of data. Each line of output data may contain up to 132 printed characters. Printing operations occur on a real-time acknowledge basis allowing the processor to perform other processing functions while the printer is putting data.

This subsystem is a High Speed Printer Control Unit connected to a High Speed Printer capable of printing over 1200 lines per minute for a full character set or 1600 lines per minute for a 40 sequential character set. The printer contains 73 printable characters, the 26 letters of the alphabet, the 10 Arabic numerals, and 27 special characters. Different symbols may be factory supplied upon order.



Printing Speed (with single-line spacing)	1200/1600 lines per minute maximum, depending upon the number of sequential characters to be printed on each line
Line Spacing Speed	11.5 ms for spacing first line and for spacing each subsequent line as follows: 3.76 ms at 6 lines per inch 6.2 ms at 12 lines per inch
Characters Per Line	152 characters (including spaces) per line
Spacing at 12 lines/in.	0.1 inch after each line
Print Head	Bidirectional, self-reversing, self-correcting
Type of Ribbon	Fabric ribbon interchangeable with carbon MYLAR® ribbon (optional) for "one-pass" operation
Vertical Spacing	Manually selected. Either 8 lines per inch or 3 lines per inch
Number of Characters	Up to 63 different characters; standard font consists of 51 alphabetic characters A-Z, numeric characters 0-9, 27 punctuation marks and symbols. Modified fonts available on request
Print Format	For print width of 15.2 inches, can be placed anywhere in 15.5 inch form. With 22 inch width form, only central 13.2 inches portion can be used. Format variation under the control of programming
Paper Forms	Continuous forms with standard edge protect holes from 4 to 22 inches in width. Forms may be attached or unattached to the carriage. Forms up to 10 inches high by 16 inches wide. Recommended paper thickness is .01-.0155 inch for optimum performance
Paper Dimensions	Maximum dimensions recommended are: 16 inches long, 16 inches wide, 22.5 inches deep

© Univac trademark


### 3.5 PUNCHED CARD SUBSYSTEM

The Punched Card Subsystem consists of a UNIVAC 900 Card Reader and a UNIVAC 300 Card Punch which are attached to a control unit on a single input/output channel of a CPU or IUC.


The card reader uses column-oriented photodiode sensing with automatic photoelectric check, error cards being ejected into a separate stacker. A file read review is standard. Data from the reader may be translated into machine code before transfer to main storage or transmitted directly in row or column binary.

The card punch operates on a row by row basis and has an automatic check read station. Incorrectly punched cards are recognized by the input/output handler examining the status word upon the termination of the function, and such cards are passed to the error stacker. Under program control additional attempts to punch the data can be made, and if an unacceptable error rate is achieved, the job may be suspended for maintenance action. Data may be punched in Fieldcode code or in row and column binary.

#### 3.5.1. UNIVAC Card Reader



CARD READ VS SPEED	800 cards/minute
INPUT BUFFER CAPACITY	3,000 cards
OUTPUT STACKER CAPACITY	2,100 cards
REJECT STACKER CAPACITY	100 cards
READ MODES	- decimal, column binary, row binary
I/O CHANNELS	One dedicated card punch



### CHARACTERISTICS

CARD PUNCHING SPEED	600 cards/minute
INPUT HOPPER CAPACITY	1000 cards
OUTPUT STACKER CAPACITY	2 stacks of 450 cards each
PUNCH MODES	File data, column binary, row binary
I/O CHANNELS	1 shared with card reader

### 8.5. UNITIZED CHANNEL STORAGE SUBSYSTEM

Photo to be supplied  
when available.

The Unitized Channel Storage Subsystem is a self-contained subsystem utilized in the hierarchy of a drum subsystem and fully software supported. The purpose of this subsystem is to provide large capacity, random access mass storage for a multiprogramming environment in which the drum subsystems receive a high degree of usage. Utilization of this static storage subsystem significantly improves and enhances the performance of the 1108 mass storage subsystem by greatly reducing the access times (due to drum latency) inherent in drum storage devices. The latency time reduction results in a substantial increase in system throughput. The Unitized Channel Storage Subsystem is also beneficial to an environment which requires a great deal of swapping information in and out of storage.

Another advantage of the Unitized Channel Storage Subsystem is the elimination of a problem inherent to many type secondary storage devices. This problem concerns the time loss of data words even if data transfer is interrupted and then resumed. If this interruption is of such length and time that the next word of transmission loss passed by the read/write heads, then sufficient reinitialization costs (including data retransmission from drum to main storage) can be rejustified. Unitized Channel Storage data transfer operations can be interrupted, then resumed without loss of data or time.



STORAGE CAPACITY PER UNITIZED CHANNEL STORAGE MODULE	262K computer words of 64 data bits plus parity bit (subsystem expandable to four 262K modules, resulting in maximum storage capacity of 1048K WORDS per subsystem)
INSTRUCTION ADDRESS TIME	2.50 microseconds
AS READ I/O EXECUTION TIME	0.75 microseconds
AS READ TRANSFER RATE	2.25, 4.0 or 8.0 microseconds
NUMBER OF CONTROLLERS REQUIRED FOR EACH SUBSYSTEM	One each of interfacing with an I/O channel and a maximum of two 262K unitized channel storage modules
NUMBER OF I/O CHANNELS REQUIRED	One subsystem
CONTROLLING OPERATING SYSTEM	Exact 11 or Exact 8



## B. DATA COMMUNICATIONS

### B.1. GENERAL

There is a wide variety of methods for communicating with the UNIVAC 1108 System. Data transfer rates can vary widely, and many communication terminals can be multiplexed to one remote terminal which has direct high speed access to the processor.

### B.2. UNIVAC 1108 COMMUNICATIONS SUBSYSTEM

The UNIVAC 1108 Communications Subsystem enables the UNIVAC 1108 System to receive and transmit data by way of any common carrier at any of the standard rates of transmission up to 50,000 bits per second. It can receive data fast or transmit data to low speed, medium speed, or high speed lines in any combination.

As illustrated in Figure 9-1, the subsystem consists of two principal elements. The UNIVAC Communications Terminal Module (CTM) makes direct connection with the communications facilities. The UNIVAC Communications Terminal Module Controller (CTMC) handles data between the modules and the Central Processor. A Computer Terminals Terminal Module Controller may be connected to any processor I-O channel, multiplexing up to 16 CTMs to that channel.




Figure 9-1 CTMC Subsystem

There are three basic types of input and output UTMs at low speed (up to 300 bits per second), medium speed (up to 1800 bits per second), and high speed (2000 to 50,000 bits per second). Each is exactly equivalent to the speed and other characteristics of the type of line with which it is to operate. Most UTMs accommodate two full-duplex or two half duplex communication lines.

In addition to the serial modules, there are also input and output parallel modules and a timing module available. The parallel modules operate at speeds up to 75 eight-bit characters per second. The automatic scaling module enables the processor to establish communication with remote points through the common center's switching network.

Characteristics of the six types of modules are summarized in the following table.

TYPE	SPEED	MODE	LEVEL
Low	To 300 BPS	Asynchronous Bit Serial	5, 6, 7 & 8
Medium	To 1800 BPS		
High	To 50,000 BPS	Synchronous 8 Bit Serial	
Digital	Variable	Bit Parallel	9
Parallel Out	To 75 CPS	Timing Signal Bit Parallel	9
Parallel In			

BPS = Bits per second. CPS = Characters per second.

### 9.3. SYNCHRONOUS DATA TERMINALS

Each of the two types of synchronous data terminals discussed in this section links high speed (up to 200,400 bits per second) I/O circuits directly to an input/output channel without a control unit.

#### 9.3.1. Word Terminal Synchronous

The Word Terminal Synchronous (WTS) is a central site device that links a single high-speed synchronous data communication line to a single I/O channel of the Processor. Through gate on the line is bit serial, the WTS communicates with main storage a word at a time (six 8-bit characters per word) reducing the transfer time and the size of the buffer in main storage. However, the most significant advantage is that it reduces manipulation of data by the processor since it adds character and message parity to outgoing data and checks parity of incoming data. Upon detecting a parity error, it generates an external interrupt. The WTS can handle data at speeds of 1200, 2400, 40,000 and up to 200,400 bits per second.

The WTS allows the UNIVAC 1108 System to exchange data with a remote UNIVAC 1104 Card Processor. Such a connection can consist of load and unload entry, inventory control, and a wide variety of remote processing operations. Optional automatic calling gives the WTS access to any station on the public network.

### 9.3.2. Communication Terminal Synchronous

Like the PTS, the UNIVAC Communication Terminal Synchronous (CTS) is a terminal device that links a synchronous data communication line to a processor input/output channel at rates of 2000, 2400, or 40,800 bits per second. (The synchronous rate is set according to the characteristics of the line with which it is used; see the table of Synchronous Data Terminal characteristics.) But unlike the PTS, the CTS communicates one character at a time (five, six, seven, or eight bits per character) instead of a word at a time.


The CTS may optionally have the ability to skip memory locations and automatically set it may generate and check parity according to patchboard wiring.

A remote installation with equipment such as a UNIVAC 1004 Card Processor can, over the communication lines and through the CTS, have access to a UNIVAC 1108 System, thereby in effect affording the remote user the advantages of large-scale computer equipment. Conversely, the remote equipment can be used as a terminal for the user's facilities.



	WTS	CTS
SPEED	2000, 2400, and 40,800 bits up to 200,400 bits per second	
COMMUNICATION FACILITIES	2400 bits per second public switched voice lines, 2400 bits per second private voice lines, 40,800 to 200,400 bits per second ground and radio communication lines	
CONTROL CODING	Control characters and codes sending Syntax, Start of Message, End of Message, and the like, selected by plug-in	
I/O TRANSFER MODE	One word (six 6-bit characters per transfer)	One character (a 6, 7 or 8-bit per transfer)
DATA CODING	7 bits per character	5, 7, 8 or 9 bits per character
I/O CHANNELS REQUIRED	One per WTS	One per UTS

#### 9.4. UNIVAC DATA COMMUNICATION TERMINAL (DCT) 2000.



The UNIVAC Data Communication Terminal (DCT) 2000 is a combination printer and card reader/punch designed to transfer large quantities of data efficiently over voice grade facilities. This terminal ties into a network with computers (the UNIVAC 1001 Card Processor or other DCT 3000 systems), can handle up to 250 blocks per minute. The DCT 2000 is also available without the combination card reader/punch for use as a printer terminal.

Ease of operation and the fact that no programming is required at the terminal location make the DCT 2000 simple to install and operate. Normally available ac power is all that is required to operate the unit, and the common carrier can simply make connection to his data communication facilities. Either a private line connection at a maximum rate of 3400 bits per second or a dial facility at a maximum rate of 2000 bits per second can be installed according to the user's requirements since the DCT 2000 and the common carrier equipment will meet the ZIA RS 232 standard communications interface for industry.

The UNIVAC DCT 2000 consists of a dot printer, a card reader/punch (not needed when used only as a printer terminal); a control unit, and an operator's console. It is designed for:

- Reliability - through the use of the latest monolithic integrated circuits.

Monolithic integrated circuits far exceed the reliability of ordinary transistorized circuits. Furthermore, they produce less heat, use less power, and are less affected by RFI (radio frequency interference).

- Expandability - through the use of an input/output channel.

The input/output channel permits the use of four additional input or output devices; for example, a paper tape punch might be added.


- Flexibility - through the use of eleven fixed installable formats (see Table 9-1).

OPTION NAME	DESCRIPTION
Punch Check and Eliminate Startup	Allows a check of the actual punch to determine if diversity incorrectly punched can be corrected prior to the data being recorded in DCT during the data input punched card.
128 Print Positions	Allows the basic 80 print positions to be expanded to 128 print positions.
Unattended Operation	Allows data to be transmitted or received without operator intervention necessary at the DCT 2000.
Transmit/Receive Monitor	Allows data not in memory to be read and printed simultaneously.
5. Line Logging	Allows data to be printed on cards when the DCT 2000 is not transmitting or receiving.
Peripheral I/O Channel	Allows four additional input or output lines to be attached to the DCT 2000.
Short Block Capability	Allows shorter messages to be handled, thereby increasing the throughput and message efficiency. Punching can increase to a maximum rate of 200 cps.
Select Driverless Capability	Allows a transmitting DCT 2000 to serve as a peripheral in the receiving DCT 2000.
Telephone Alert	Allows voice communication over telephone lines between DCT 2000s over the data facilities by providing a means through which the operators can page each other.
Error Detection and Correction	Allows automatic retransmission of a message when a character or bit-wise parity error is detected.
Form Control	Allows multiple line spacing and form feed under control of a special character in a message and a paper size code.

Table 9-1. DCT 2000 Standard Options

CARD READING SPEED	200 cards per minute
CARD PUNCHING SPEED	75-200 cards per minute
PRINTING SPEED	25.4 lines per minute
PRINTING POSITION PER LINE	70 or 125
TRANSMISSION CHARACTERS	70 plus space
SUPERSTORAGE	255 characters capacity in two buffers, 127 characters each.
TRANSLATION CAPABILITIES	Binary to ASCII Binary to X3.3 (D.LT) control bits
TRANSMISSION METHOD	Block by block
TRANSMISSION MODE	Half duplex; 2 or 4 wire (modem required); two-way transmission
TRANSMISSION FACILITIES	Voice grade telephone toll exchange, or private line
TRANSMISSION RATE	2400 bits per second (private line); 2000 bits per second (switched telephone networks)
TRANSMISSION CODE	ASCII X3.3 (DLT compatible)

### 9.5. UNIVAC DATA COMMUNICATION TERMINAL (DCT) 1000



The Data Communication Terminal (DCT) 1000 is a fully buffered 300 character per second serial terminal point which can be expanded to include a keyboard, card reader, card punch, paper tape reader/punch, and an auxiliary printer. The DCT 1000 transmits data or receives data from a local or remote computer or to a remote DCT 1000 in a conversational or batch mode.

Two 360 character buffers are standard on the DCT 1000. These buffers facilitate the following:

- **Automatic Blocking.** This eliminates complicated and time consuming operator intervention and eliminates editing.
- **Automatic Error Correction.** This eliminates manual correction procedures such as retying cards and retying input data.
- **Error Free Output.** All messages are completely checked for possible errors. Mock errors, duplicate blocks, or lost blocks. The result is that no errors are entered onto the output medium.
- **High Transmission Speeds.** The full speed capability of 1200 can be utilized since the transmission rate can be no higher than the I/O rates. The party line system, however, yields data throughput on a line which is the sum of the throughputs of the individual terminals.

The DCT 1000 has complete polling and address recognition capabilities allowing the computer to completely control up to 32 DCT 1000's on a single line. The terminals may be connected in a series string in different geographical locations or at a single point on the UNIVAC Terminal Multiplexor.

The DCT 1000 can be tailored to complement the transmission facility which fits the application best. The following options are available:

- |                    |   |
|--------------------|---|
| Line Type          | - Switched or Private   |
| Private Line       | 3 Wire or 4 Wire  |
| Modulation         | -- Synchronous or Asynchronous  |
| Transmission Speed | - Asynchronous 300, 1200, or 1900 baud Synchronous up to 2600 baud            |
| Interface          | - EIA RS-232 (Synchronous or Asynchronous)<br>MIL STD 185B (Synchronous)      |
| Direct Connection  | - To CPU or DCS without buffers   |
| I/O Channel        | - Direct to 100, 400, or 9000 Series I/O channel by the terminal multiplexer. |

The DCT 1000 transmission control procedures are completely compatible with the UNISCOPE 100. Therefore, DCT 1000's and UNISCOPE 100's can be intermixed on the same transmission line or on the same UNIVAC multiplexor. This mix and match capability yields an almost limitless number of configurations. Control can be achieved at the central computer with a single common bundle.

DCT 1000 (paper only) stations can be used to furnish hard copy for the UNISCOPE 100. The printing operation is not dependent on the display hardware and does not delay any operator functions at the display station.

When the DCT 1000 is not transmitting or receiving data, it need not be idle. The DCT 1000 can be used offline to generate paper tapes, list cards, or magnetic conversions. Additionally, while the DCT 1000 is receiving or transmitting data online, the punch can be used offline.



CARD READING SPEED	40 cards per minute
CARD PUNCHING SPEED	35 cards per minute
PRINTING SPEED	50 characters per second
PRINTING POSITIONS PER LINE	107 (or, if wide font, 125)
PRINTABLE CHARACTERS	13 plus space
PAPER SPEEDS	50 characters per second
BUFFER STORAGE	320 characters capacity in buffer, 160 characters each
TRANS. AT&T SELECTONS	AFC, Core H (Scientific) Code A (Business) Code Binary with additonal feature
TRANSMISSION METHOD	Block by block
TRANSMISSION CODE	Delta display; 2 or 4 wire transmission; two-way transmission
TRANSMISSION FACILITIES	Local-grade telephone toll exchange or private line
TRANSMISSION RATE	A synchronous 600, 1200, or 1600 bits per second, synchronous 4800 bits per second.

## 9.e. UNIVAC DATA COMMUNICATION TERMINAL (DCT) 500



The UNIVAC Data Communication Terminal (DCT) 500 is a low-cost, unbuffered, asynchronous keyboard/paper terminal similar in operation to a teletypewriter. The DCT 500 is, however, two to three times faster than a teletypewriter and provides up to a 132 character format and five carbons. The DCT 500 can replace existing toll typewriters with little or no changes in the software handles for point-to-point communications networks over voice grade telephone toll lines or private lines. In a multi-party polled environment, the DCT 500 operates in accordance with ASCII procedures.

The DCT 500 can operate in a receive-only mode, a keyboard send/receive mode, or an automatic send-receive mode. The basic station system (with own equipment) can be expanded to include a keyboard and a 1 inch paper tape read/write unit at any time. Additional optional equipment is available to allow for multi-station operation.


**Optional Features:**

- Automatic Answering
- Master/Slave Operation
- Print Monitor
- Internal Modem
- Paper Tape



TRANSMISSION CODE	8-bit ASCII
INTERFACES	EIA Standard RS-232C/DCII 11 Internal Modem
TRANSMISSION MODE	Half-Duplex or Full-Duplex (2 or 4 wires)
TRANSMISSION RATE	110-150, or 300 bits per second (selectable)
PRINTING RATE	30 characters per second
FONT SELECTIONS	ASCII, EBONIC 6 (Business) / H/B (International)
PRINTABLE CHARACTERS	63 C. to Z, space
PRINT POSITIONS PER LINE	132 (adjustable position)
PAPER TAPE READER/PUNCH RATE	50 characters per second

## 9.7. UNISCOPE 300 VISUAL COMMUNICATION TERMINAL SUBSYSTEM



The UNIVAC UNISCOPE 300 Visual Communication Terminal Subsystem is designed for applications requiring low-level interaction with the central system. These terminals can be located off-site, or they may be operated as remote stations over standard data communication facilities.

The UNISCOPE 300 itself includes a keyboard and CRT display, a main storage unit to store data as it is typed or received and displayed on the CRT, and control circuits. As the operator types a message on the keyboard, the data is accumulated in the storage unit and displayed on the CRT with a cursor marking the location of the next character to be typed. The operator can then make changes before releasing the message for transmission to the computer. Messages from the computer are similarly displayed and can be altered and returned to the computer by the operator.

## 9.7.1. The Keyboard

The keyboard includes alphanumeric keys, cursor controls, editing keys, and function keys. The alphanumeric portion is similar to the Stanford electric type writer in layout and operation. The character set has 96 symbols ordinarily, but up to 96 characters can be used. The cursor controls can set the cursor to any point on the screen so that deletions and changes can be made while composing messages. Up to 40 different function keys can be added to the keyboard. The meanings of 35 of these function keys can be varied by means of overlays that fit over the keys. The overlays are cards each of which has an edge formed according to an identifying code; when an overlay is in position, the coded edge causes the operator to see a combination of seven switches controlling the significance of the function keys. On the face of the overlay, red markings adjacent to the function keys tell the operator which key is in place, see markings to indicate the corresponding use of each key. One hundred and twenty-two different overlays can be used, providing representation of as many as 4000 different functions. Typically, the different overlays can be used to identify stations, operators, applications, or security requirements. In addition to initiating a switch, each function key displays a unique symbol on the CRT.

### 9.7.2. CRT Displays

Eighteen lines of 64 characters each can be displayed on the screen by .0-inch seconds. The data is actually stored in a 1024-character main storage unit and is regenerated on the screen 60 times per second.

### 9.7.3. Subsystem Configurations

The subsystem can be used in single and multi station configurations.

The single-station terminal is completely self-contained. It interfaces directly with the data communications equipment through a standard BIA interface. The transmission line rate must be greater than 2000 characters per second. It can be used individually or in private line clients or a number of them can be connected to a multipoint access line. In the latter arrangement the units retransmit to a hub point from the central system.

The multi-station configuration provides a more economical arrangement where a large number of terminals are required. This configuration requires a multi-station control unit. The control unit is modular, it contains 170 message buffering characters, generator, and control logic for up to 24 terminals of 1024 character capacity or up to 18 terminals of 512 characters capacity. In this configuration each unit is completely independent of all others. The terminals can be located as much as 1500 feet from the control unit.

Optionally the control unit can be supplied to communicate over two separate lines. This makes possible independent, concurrent communication (input and output) over the two lines; or, if desired, one line can be reserved as backup.

In another configuration, two control units can be connected to the same set of terminals with one unit switched on and the other off to provide a backup control unit. The units can be switched on or off manually or by the program. By this means, one extra control unit can serve as a spare for as many as 48 sets of displays.

Polling techniques allow single-station and multi-station units to be mixed freely on one multi-point line. This capability increases the utilization of existing circuitry due to shared line usage.

### 9.7.4. Reliability

In both single- and multi-station configurations the subsystem checks for character parity and message parity on incoming messages, and generates them for outgoing messages. Erroneous messages are retransmitted on request. A simple message acknowledgement system ensures that no messages are lost or duplicated.

To further improve reliability, the control system can perform marginal tests on the storage unit.

### 9.7.5. Special Features

Several special features of the substation contribute especially to its use as an editor device.


A pair of special function codes enable the program to insert or delete a line of copy. The insert function moves the line marked by the cursor and all lines below it down one line, the bottom line moving off the screen. It then inserts the new text. The delete function erases the line marked by the cursor and all lines above the line, leaving the bottom line blank. By means of these functions, the program can rearrange data on the screen with a minimum of user intervention.

Of particular interest is the "roll and scroll" technique implemented by use of the insert and delete functions. In this case text on the screen appears to roll up or down with the screen remaining filled. Typically, this is useful for scrolling through large tables or other lengthy lists that are too large for the screen. As soon as the required part of the table is located, the operator can stop the rolling by means of a function key.

The capability of split-screen operation also increases the versatility of the terminal. This makes possible simultaneous, independent display of several messages. In this case an end-of-field symbol designates the end of each separate message. Insert and delete functions can then be used on the messages separately and each one can be rolled and scrolled without interfering with the others.

For emphasis, specific messages or parts of messages from the system can be programmed to blink. In addition, unsolicited messages from the central system are accompanied by an audible signal. Such a message can be designated for immediate display, overriding other outputs, or it may be withheld pending operator response.

CHARACTERISTICS	
DISPLAY	1284 characters in total (72 lines of 64 characters each) 128x160 pixels
KEYBOARD	50 to 60 different symbols
EDITING KEYS	Up to 40 function keys which, with overlays, produce more than 4000 functions
MESSAGE CONTROL	Character and message entry All messages acknowledged
DATA TRANSMISSION FACILITIES	More than 2000 characters per second Voice grade lines Half- or full-duplex operation Facit line by setting one value Non-significant spaces suppressed



The UNISCOPE 100 Visual Communication Terminal Subsystem is a low-cost, alphanumeric display designed for a broad range of applications which require direct operator interaction with a central computer system. Due to its modular construction, the UNISCOPE 100 can operate either as a data entry or as a display device. It can be conveniently located at the central computer site or at a remote station where it is connected to the system by way of telephone lines.

The UNISCOPE 100 is a self-contained unit consisting of a cathode-ray tube display screen, refresh storage, character generator, control logic, system keyboard, and function selection switch. Spooling, editing, and direct computer control of hard copy output are also available. A variety of presentation formats are offered with a serviceable total display capacity of 480 x 12 x 50, or 1024 USA Standard Codes for Information Interchange (ASCII) characters. Each of these units is capable of displaying the complete ASCII set of 96 characters which include upper and lower case alphabets. Hardcopy editing features enable the operator to completely edit any message prior to transmitting it to the computer.

Up to 32 UNISCOPE 100 terminals may be connected to a single communication line or to a computer input/output channel by means of a multiplexer. This general purpose multiplexer is compatible with all data communication line interfaces available on the UNISCOPE 100 terminal, thus permitting a mixture of single units and multiple units on one computer data system. The multiplexer also provides broadcast mode of output messages to multiple devices.


The keyboard has been functionally designed to simulate the conventions of electric typewriter with its keyboard appearance, touch pressure, key travel, and escape characteristics. Typing speeds in excess of eighty words per minute can be accommodated by the keyboard. Because of its similarity to the standard typewriter, little additional training is required to operate it.

The keyboard includes cursor controls and editing keys, and the layout is right-left assignment balanced to effectively distribute the work load. The keys are arranged in conventional function distribution.



DISPLAY	480, 512, 600 or 1024 characters (60 per line, 6 lines; 32 per line, 16 lines; 30 per line, 12 lines; 64 per line, 16 lines) on 12-inch wide and 5-inch high screen. Characters are ASCII and also provide both upper and lower case alphabets, 80H-400H.
KEYBOARD	Alphanumeric and symbolic with 8 cursor control keys and 5 editing keys.
STORAGE	Magnetic drum, 7.2-microsecond cycle time, 7-bit ASCII code with parity bit.
DATA TRANSMISSION	Serial, 10 to 50,000 characters per second 1000 ft. min. 9600 bits per second Half or full duplex Priority calling Message content source suppression Block transmission Message prioritization
POWER	Standard office receptacles

## 9.9. UNIVAC 9200/9300 ONSITE/REMOTE SUBSYSTEMS



The user of a UNIVAC 9200/9300 or 9200 II/9300 II System can, without regarding to the high degree its capabilities as a self-contained main processor, expand the full and powerful facilities of the 1108 System. This is accomplished by use of the Intercomputer Control Unit (ICU) to connect the 9200, 9-00 to the 1108 system and the DCS (Data Communications Subsystem) to link a 9200/9300 system to communication lines. The DCS permits selection of communication speed for the most efficient use of b: -earns of transmission: dial switched voice line, private line, or leased cond line.

The 9200/9300 equipment has storage large enough and internal speed fast enough to utilize communications lines to the fullest. Furthermore, the DCS equipment has provisions for error detection which are flexible enough to be adaptable to any reasonable requirement of the user.

When a 9200/9300 System is being used as a remote subsystem of an 1108 installation, the Executive software system will enable the remote user to send his program and data over a communication line and receive the complete output later either at his place of origin or at some other designated location.

The minimum 9200/9300 System consists of a central processor unit, 8K of main storage, and a printer. All other peripherals are options and must be specially ordered.



ITEM	4200	4200 II	4200	4200 I
TYPE OF COMPUTER	Card, Disc	Card-Tape/Disc	Card-Tape/Disc	Card-Tape/Disc
MAIN MEMORY STORAGE	6552 bytes	6552 bytes	3192 bytes	12,234 bytes
DATA BUS WIDTH	16-bit bytes	32-bit bytes	32-bit bytes	32-bit bytes
DATA STORAGE	120,000 bytes	120,000 bytes	30,000 bytes	30,000 bytes
DATA INPUT/OUTPUT	100 microseconds	100 microseconds	100 microseconds	100 microseconds
DATA INPUT/OUTPUT TIME CYCLE NUMBER	100 microseconds	100 microseconds	100 microseconds	100 microseconds
DATA TYPE, DIVIDE AND COUNT CAPABILITY	Optional	Optional	Standard	Standard
CARD PUNCH	450 cpm	450,000 cpm	210 cpm	200 cpm
UNIVAC 1001 CARD PUNCH	1000/1000 cpm	1000/2000 cpm	1000/2000 cpm	1000/2000 cpm
CARD PUNCH COLUMN	25 x 200 cpm	25 x 200 cpm	25 x 200 cpm	25 x 200 cpm
HOW	800 bytes/line	200 cpm	200 cpm	100 cpm
Quiescent/active	Transistor	Transistor	Transistor	Transistor
Speeds	25, 50 cpm	25, 50 cpm	25, 50 cpm	25, 50 cpm
PRINT SPEED	100, 200, or 300 lpm	250, 300, 500, 750, 1000, 1250, 1500 lpm	250, 300, 500, 1000, or 1500 lpm	250, 300, 500, 1000 lpm
OVERLAPPED I/O UNIT	Allocated	Shared	Standard	Standard
CAPACITY OF TAPE PER READER/WRITER	0 to 1600 bytes	34,100 bytes per second	34,100 bytes per second	34,100 bytes per second
TAPE TAPE	1000 cps	300 cps	300 cps	300 cps
READER	110 cps	110 cps	110 cps	110 cps
JOVAC 1108 SYSTEM				
JOVAC 1108	8 to 16 kbytes	8.4 to 16.8 kbytes	8 kbytes	8 kbytes
JOVAC 208	8 to 48 kbytes	8.75 to 48 kbytes	8 to 48 kbytes	8.75 to 48 kbytes
JOVAC 208A	8 to 48 kbytes	8.75 to 48 kbytes	8 to 48 kbytes	8.75 to 48 kbytes
JOVAC 1108 SYSTEM	85,000 bytes per second	45,000 bytes per second	85,000 bytes per second	85,000 bytes per second
SELECTOR CHANNEL	4 bits/byte	8 bits/12 bytes per second	8 bits/second	128 bits/second
DATA COMMUNICATIONS SUBSYSTEM	Up to 3 bytes/sec	Up to 3 bytes/sec	Up to 3 bytes/sec	Up to 3 bytes/sec
RELAY STEPS	8 for addressable memory	8 for programmable memory	8 for selected memory	8 for selected memory
	8 for I/O registers	8 for I/O registers	8 for I/O registers	8 for I/O registers

### 9.12. THE UNIVAC DATA COMMUNICATION SUBSYSTEM (DCS-1)

The DCS-1 subsystem provides communication capability for the 9000 Series computer. Connected to a multiplexer channel, it enables synchronous data transfers at speeds up to 50,000 bits per second between the 9210/9300 computers and the 1108 System over standard communication circuits. The unit is physically small so that two of them can be mounted in space available in the 9200/7300 unit. It also

The subsystem is modular, permitting field modifications as demands for various options arise. As communications needs grow, different face boards can be substituted to upgrade capabilities.

Its many features include the following:

- **Automatic Error Checking**

The subsystem checks character and message parity by sending either odd or even parity bits. Longitudinal redundancy can be checked by hardware or by software.

- **Self Testing**

The hardware tests the DCS-1 under program control connecting the output line to the input line to verify transmission and receipt of data.

- **Unattended Answering**

The subsystem responds to incoming calls from dial-in lines without operator intervention.

- **Variable Message Length**

A message may be of any length, from one character up to available storage size.

- **Compatibility**

The DCS-1 is compatible with a number of UNIVAC systems including 1108, 444, DCT-2000, and the 1004.



SPECIES AND FACILITIES	Digital voice lines - 2000 bits per second Private voice lines - 2400 bits per second Broad-band lines - 50,000 bits per second
DATA CODING	Five bit character levels, plus parity.
ROUTING	Odd or even message and character parity. Longitudinal redundancy check is optional.
MULTIPLEXER CHANNELS REQUIRED	One per subsystem.



## 10. PROGRAMMED SYSTEMS SUPPORT

### 10.1 AVAILABLE SOFTWARE

The programmed systems support (software) provided with the UNIVAC 1108 System has been designed to meet the total computing requirements of the advanced users of today. The requirements and demands of the large-scale user have grown considerably in the past, and must in response to these changing requirements that UNIVAC offers with the 1108 computer a software system designed to meet today's requirements and to allow the change and growth required to meet tomorrow's challenge. The degree of effective utilization of any computing system is in direct proportion to the simplicity and versatility of the software. With the 1108 System, UNIVAC has combined many years of experience in multiprogramming and computation-oriented systems to provide a system that is easy to operate and easy to use, yet one which ensures user program integrity in a demand-response environment.

The UNIVAC 1108 computer system includes a full, complete set of software, ranging from high level language compilers to basic mathematical functions. The major software items are:

The Executive System

The Assembler

FORTRAN V

Conversational FORTRAN

LIFT - FORTRAN II to FORTRAN V Translation

COBOL (Extended and Revised)

ALGOL

SUPERFORGE

Application Programs

The entire 1108 software system, based upon the EB 132 and EB 1782 magnetic drums with their rapid access and high transfer rate, and backed up by main storage, can give unsurpassed performance.

### 10.2. THE EXECUTIVE SYSTEM

To take full advantage of the specialized processing capabilities of the UNIVAC 1108 System and to make effective use of a job control function, a comprehensive internal operating environment has been created.

This environment permits the concurrent operation of many programs; it allows the system to react immediately to the inquiries, requests, and demands of many different users at local and remote stations; it accords with the stringent demands of real-time applications; it can store, file, retrieve, and protect large blocks of data and thus uses the best use of all available hardware resources, while minimizing job turnaround times.

Only through central control of all activities of the 1108 System can this environment of the combined hardware and software subsystems fully be established and maintained to satisfy the requirements of all applications. The responsibility for efficient, flexible, centralized control is borne by the Executive system, which controls and coordinates the functions of the various internal environments. By presenting a relatively simple interface to the programmer, it allows him to use the 1108 System easily, while relieving him of concern for the internal interactions between his program and other executing programs.

#### 10.2.1. Multiple Modes of Operation

The technical capabilities of the UNIVAC 1108 Executive System cover a great variety of data processing activities. It is designed to maximize data processing and acceptable economy of real-time and command processing. An installation may, if interested in making use of the full range of activities, may specify capabilities to be eliminated at system generation time.

##### 10.2.1.1. Batch Processing

Amongst among these capabilities is the support provided for batch processing. The system is designed to ease compilation and submission, as well as job management (load, and update), the need for operator intervention and decisions.

##### 10.2.1.2. Demand Processing (Time-Sharing)

Complementing the batch processing capabilities of the 1108 Executive System are its time sharing capabilities, the simultaneous accomplishment by the Executive system of requests and demands from users at numerous remote inquiry terminals, operating in a demand (or conversational) mode. All facilities available to the batch processing user are also available in the demand mode, the primary difference being that the Executive system permits the user additional flexibility in the statement and control of individual tasks. The demand user may communicate directly with either the Executive or a user program or he may communicate with a conversational processor, such as Conversational FORTAN.

##### 10.2.1.3. Real Time

The Executive system is equally applicable to programs which have real time requirements. The Communications Terminal Module, coupled together with efficient scheduling and interrupt processing features of the Executive system, provide an environment satisfactory for any real time program.

#### 10.2.1.4 Multiprogramming

Runs may come from many sources, remote and local. The executive runs through the Executive system's use and control of efficient multiprogramming techniques so that any job is carried out in different stages of activity; input, processing, and output, may all be occurring simultaneously within the hardware, thus ensuring efficiency of operation.

It should be noted that switch, channel, and read time programs are also used concurrently by the Executive system, whenever sufficient storage facilities are available, hence the user of this machine experiences little variation in his turnaround time, regardless of the operations involved with other types of processing.

#### 10.2.2 Techniques To Utilize Mass Storage

The Executive system is designed to ensure effective and efficient utilization of the mass storage devices. The consequence is an unprecedented ability to relieve operators and programmers of the responsibility of maintaining and handling cards and magnetic tapes, thus eliminating many of the chores which heretofore have accompanied the use of large-scale software systems. At the same time, the overall operating efficiency is considerably increased.

Program, data files and program files are maintained on the mass storage devices with full facilities for identification and manipulation of these files. Security measures are established by the Executive system to ensure that files are not subject to unauthorized use. Provisions are also made within the Executive system for automatic relocation of infrequently used files to magnetic tape, as unused mass storage space approaches exhaustion. When the use of files allocated in such a manner is completed, they are retrieved and restored under control of the Executive system with no inconvenience to the user.

#### 10.2.3 The Primitive Functions Available in the Executive System

The UNIVAC 1108 Executive system is composed of many different routines which perform many different functions. These functions and routines are summarized in the following paragraphs.

##### 10.2.3.1 Executive Control Language

In the Executive system the user has a simple means of directing the execution of the individual activities of a run and of relaying operational information concerning the run to the Executive. This is accomplished through a set of control statements, capable of performing all of the functions desirable or necessary in a modern Executive system. The control language is typed code and easily expandable, so that features and functions may be added as the need arises.

The basic format of an Executive Control Statement is quite simple and is adaptable to a large number of input devices. Statements are not restricted to standard form and may be of variable length. Each statement consists of a leader space (0), for recognition purposes, followed by a command and a variable number of extensions. The end of a statement is indicated by the end of a card, a carriage return, or an equivalent signal, depending on the type of input device.

### 10.2.3.2. The Supervisor

The Supervisor is the 1108 Executive System component that controls the sequencing, setup, and execution of all runs entering the 1108 System. It is designed to control the execution of a large number of programs without any interaction among them.

The Supervisor contains three levels of scheduling: coarse scheduling, dynamic allocation of storage space, and CPU dispatching. Runs entering the 1108 System are classified into information files and these files are used by the Supervisor for run scheduling and processing. Control statements for each run are retrieved and scanned by the control card reader interpreter in the Supervisor to facilitate the selection of runs for setup by the Course Scheduler. The coarse scheduling of each run primarily depends on two factors - the priority of the run and its feasibility requirements.

The Dynamic Allocator takes runs set up by the Course Scheduler and allocates storage space according to the needs of the individual tasks of a run. Each task may be thought of as being made up of tasks, where a task is a single operation of a system process or the execution of a user program. All tasks in a given run are processed serially but in parallel sequentially; if there are several runs, the tasks of several runs are interleaved.

The re-distributing of main storage is appropriate if the Dynamic Allocator initiates "storage swaps". This involves writing one program or dataset out and replacing it temporarily in main storage with another program. Such action is taken only to provide reasonable response time to remote demand-processing terminals.

The CPU Dispatching routine is a third level of scheduling. It selects among the various tasks currently occupying main storage whatever it is appropriate to switch the commitment of the CPU from one task to another. Under normal circumstances, a batch program is allowed to use the CPU either until it becomes interlocked against some event or until some higher priority program is freed of all of its interlocks.

### 10.2.3.3. Time Slicing

In order to accommodate demand processing, periodic time slices are assigned to all tasks except when in the real time mode. This is done by the timing routine, which interlocks the currently running program and, at specified intervals, establishes a separate queue of periodically scheduled routines. Based on the required duty cycle of the demand routines, their priorities, and the priorities of other ready routines, the demand routine is moved to the ready queue with an adjusted priority. In this manner, even low-priority demand routines are given at least occasional use of the CPU.

### 10.2.3.4. Storage Computing

Certain 1108 hardware features make feasible the dynamic loading of programs residing in main storage - a necessity for effective multiprogramming. A program - if not in the assigned-to-area - is returned to the pool of reusable main storage.

Storage is compacted only if a requirement exists for contiguous storage and if compressing does not defeat the requirement. Compressing is never performed unnecessarily but, and, for example, certain control routine always fits programs into gaps in the in-use store, if possible.

#### 10.2.4.2.c Facilities Assignment

Available facilities and their distribution are indicated in the system. At system generation time; thereafter, the Executive system assigns these facilities, as needed and as available, to fulfill the facilities requirements of all programs using the 1108 System. The Executive system maintains current inventory tables that indicate which facilities are available for assignment and which ones are using. These inventory tables are called facility files.

#### 10.2.4.3.b The File-Control System

The 1108 File-Control system affords the highest degree of operational flexibility in storing and retrieving data without concern for the physical characteristics of the recording devices. Thus, most user-made decisions have to do with output media characteristics as the system adjusts the interface between the file and the device. Security measures ensure that files are not subject to unauthorized use or destruction. Facilities are provided to roll out files from mass storage devices to magnetic tape, as well as reconstruct such files on the mass storage devices when the user calls for them.

Comprehensive utility routines are available for manipulation of files and to inform the user of the current status and size of his files. Provisions are made for random storage and retrieval access of data under the direction of the user. User system files and auto files are maintained and processed in the same environment.

#### 10.2.4.3.c Operator Communications

The Executive system has been designed for operation with a minimum of operator intervention. However, some functions frequently in use beyond the scope of the Executive system while others demand operator concurrence. In addition, certain information must be presented automatically to the operator while other information must be available in answer to operator requests.

Operator functions are rotated for a large variety of activities. The 1108 Executive system groups them into four classes, thus equally dividing operator duties in a multi-operator installation. These four functional classes are System Control, Input/Output Activity, Communications Activity, and Hardware Configuration Activity. These functions may be associated with as many as three operator consoles or as few as one, depending on the complexity and layout of the installation.

The 1108 hardware system has as standard equipment a display console to enhance operator-system communications. The advantages of a visual display tool are considerable and the possible display functions endless. The Executive system displays information such as current system load, all operator requests associated with I/O setup and I/O interlocks. The operator can request other information such as backlog status. If the display area becomes filled, the Executive defers over priority displays.

#### 10.2.3.8. Diagnostic System

A comprehensive diagnostic system within the 1108 Executive System aids in tracking out user programs. Both utilization time and assembly-language commands trigger snapshot dumps. Postscript dumps of user tasks are available through an Executive Control Statement.

#### 10.2.3.9. Input/Output Device Handlers

The Input/Output device handlers control the activities of all input/output channels and peripheral equipment attached to the 1108, including UNISERVO magnetic tape units FH-452, FH-1782 and FH-X80 drives, 8414 Drives, Unilized Channel Storage, PAPERAND Mass Storage, card readers, printers and communication line terminals.

#### 10.2.3.10. Auxiliary Processors

The system includes a set of auxiliary processors which perform functions that complement those of the source language. These routines are TCCPTAS, CMMR and Assembler. This set of processes includes the C-Processor for invoking relocatable subprograms, the Procedure Definition Processor for inserting and extracting procedure definitions in assembly, the FLT Processor used to insert elements, and the DATA Processor to initialize data structures. A comprehensive set of utility routines is implemented by these processors.

#### 10.2.3.11. Utilities

Included within the Utilities section of the Executive system are diagnostic routines, program file manipulation routines, file utility routines, and cooperative routines which aid the user by performing such functions as renaming files, deleting user images, transferring files from device to device, and carrying out housekeeping functions required for file residence on mass storage devices.

#### 10.2.3.12. Processor Interface Routines

The Processor Interface Routines provide a simple standard interface for all microprocessors within the system. Complete facilities are provided for the input of source-language statements and the output of the resulting relocatable binary code.

#### 10.2.3.13. System Setup

The System Setup section of the Executive System provides an installation with a means of generating a system tailored to its particular needs so as for subsequently maintaining this system with a minimum of effort.

### 10.3. THE ASSEMBLER

The Assembler constitutes a symbolic language composed of label expressions in assembly-language relocatable object coding for the UNIVAC 1108 System.

The symbolic language includes a wide variety of sophisticated operators which are developed. The desired object code based on the instruction generated at assembly time. The calculation operation codes are assigned unique code values which describe the basic function of each calculation. By the use of Assembler directives, the programmer can generate data words, values, or relations based on specific conditions at assembly time. Multiple location counters make it possible to control address generation during assembly of a source code program. The Assembler provides relocatable binary output, a form suitable for processing by the collector. Requested, it supplies a listing of the original symbolic coding and the final assembly code generated. Flags indicate errors in the symbolic coding detected by the assembler.

#### 12.2. Symbolic Coding Format

When writing instructions using Assembly language, the programmer is primarily concerned with three fields: a label field, an operation field, and an operand field. It is possible, while the symbol is being in its associated flow, to, if desired, append arguments to each instruction line or to begin a segment.

All fields except the label field, which begins in column 1, are in free form providing the greatest convenience possible for the programmer. Consequently, the programmer is not hampered by the necessity of considering fixed total boundaries in the design of his symbolic coding. The order of the fields, however, is fixed. Appendix C lists the instructions recognized by the assembler.

#### 12.3.2. Assemblable Directives

The symbolic assembler discloses control or direct the assembly procedure. They are represented by macrocodes written in the operation field of a symbolic line of code. Their flexibility is the key to power of the assembler. The directives are used to allocate labels to subprograms, to change the location counter value, and to give the programmer full control over the generation of object coding.

#### 12.3.3. Additional Features

Facilities are provided which permit separately assembled elements (or subprograms) to be linked together at collection time. A label followed by an asterisk is defined as an external label which can be referenced by other programs, as well as by the program in which it is defined. A job to be executed may be comprised of many elements. The user option defining element does not necessitate the recompilation of the remaining elements with compilation for job. The program is constructed, using the subroutines above, before the time of execution.

#### 12.4. FORTRAN V

FORTRAN V is a high level language designed primarily for scientific and engineering computations. It closely resembles the language of mathematics. It is the logical outgrowth of the earlier FORTRAN languages and is generally compatible with them (although the earlier languages are not a proper subset of FORTRAN V). The FORTRAN V language has been extended to provide more flexibility in data handling and to make programming easier. FORTRAN V, being an outgrowth of the earlier FORTRAN languages (in particular, UNIVAC 1107 FORTRAN IV and IBM FORTRAN IV as announced in IBM Form U-2846774-1), accepts these languages as input file although the revision is not necessarily true.

FORTRAN V has all the features of the proposed ANSI FORTRAN IV language plus many valuable extensions which significantly increase the power and flexibility of the language, particularly in the area of data handling. For further information, consult the *FORTRAN V Programmers Reference Manual*, UP-4040 (current revision).

#### 10.4.1. Language Enhancements and Enhancements

The following extensions and enhancements are currently available in UNIVAC 1108 FORTRAN V.

- The **PARAMETER** statement assigns specified integer values to specified variables at the time of compiling; **PARTAKTIER I = 2** replaces I with the integer 2 whenever it occurs in the source program. This facilitates the assignment of different values to frequently used parameters in different compilations of the same program.
- The **ABNORMAL** statement permits increased optimization of object programs. Where common subexpressions occur within a program unit, it is obviously desirable to evaluate each subexpression only once. Where the common subexpressions contain function references, however, there is a possibility that the function will produce a different result upon successive references with the same arguments. Because of this possibility, most FORTRAN systems are forced to reevaluate subexpressions containing function references at each occurrence. UNIVAC FORTRAN V permits all functions that can produce different values for two identical sets of arguments to be designated **ABNORMAL**. All common subexpressions except those that reference **ABNORMAL** functions are evaluated only once. When the **ABNORMAL** statement does not appear at a line number, all function references except **ABNORMAL** functions are considered **ABNORMAL** and are reevaluated at each occurrence, as in most other FORTRAN systems.
- Nonstandard subroutine returns (of the form **RETURN I**) are permitted where I specifies the subroutine argument to which a return is made.
- In conjunction with **RETURN** statements, statement labels may be used as subprogram arguments.
- A variable may have up to seven subscripts.
- External subprograms are permitted; that is, main program or subprogram and internal subprograms are part of the same program unit, which requires only one compilation.
- Variables of different types may occur in the same expression, with two exceptions:
  - Logical variables cannot be mixed with C, INT, etc.
  - Double precision and complex variables cannot be mixed.
- Extended subscript expressions are permissible having the form **(M<sub>1</sub>; M<sub>2</sub>...; M<sub>J</sub>)**, where M<sub>i</sub> is of the form **K<sub>1</sub>; K<sub>2</sub>; K<sub>3</sub>; ...; K<sub>J</sub>**. The K's represent either an integer constant, an unscripted integer variable, or a parameter variable. No more than one K may be a DO index.

- Forward and Backward GO Loops (that is, increasing and decreasing index variable) are permitted.
- A generalized assigned GO TO may be used, i.e., assigned GO TO need not have a list of possible assignments.

The following language extensions and enhancements, not available with FORTAN V, or earlier versions, are now available with FORTAN VI:

- A string of consecutive bytes, called a field, may be defined and operated on by making use of the FLD (c1, c2, c3) intrinsic function, where c1 and c2 designate a field of the expression c3. In this instance, c1 and c2 are integer expressions which give the starting position (c1) and the length (c2) of the field being defined. The FLD function may be used for extraction of sub-fields of big fields.
- The NAMEST, ET statement which associates data-characteristic information at object time, and may be used instead of specifying LIST in an INPUT/OUTFILE statement and its associated READ/AT, READ/ET, SET name (1-6 alphanumeric characters) is defined by the appearance in a NAMELIST, ET statement, and then after may appear only in formatted READ and WRITE statements.
- The DYNAMIC statement is of the form DYNAMIC (R<sub>1</sub>, ..., R<sub>n</sub>) -> DYNAMIC R<sub>1</sub> ..., where R<sub>1</sub> and R<sub>n</sub> are variable names and n is any expression not involving any undefined R's. If the code is generated when a DYNAMIC is referenced, thereby eliminating the overhead of a subroutine and enabling the optimizing capabilities to apply. Such a statement provides the following benefits:
  - All statement functions of FORTAN VI operate more efficiently at object time.
  - Mathematical equivalence between arrays and variables can be attained.
  - Substitution of subroutines is in effect, permitted to any level.
  - Any legal FORTAN VI expression can be treated as a subscript expression.
  - Dynamic storage allocation can be achieved.
- The INCLUDE statement is of the form INCLUDE a, LIST where a is the name assigned to a set of FORTAN statements previously filed with the pre-processor definition processor which are to be included in the program at this point. The word LIST is optional and if omitted, the "included" statements will be listed whenever the source program is listed. Thus, a frequently used or block of statements (for example, specification statements or a set of interface subroutines) may be added to the source code from an internally available element.
- The TYPE(CT) type statement or the TYPE(METHOD) type (e<sub>1</sub>, e<sub>2</sub>, e<sub>3</sub>), type (b<sub>1</sub>, b<sub>2</sub>, ..., b<sub>n</sub>) where type is INTEGER, REAL, LOGICAL, DOUBLE PRECISION or COMPLEX (X and the e<sub>i</sub> represent simplified declarations - a range of alphanumeric characters). The ALLOCATE type statement allows the user to declare the type of variables by specifying that variables beginning with certain designated letters (b<sub>1</sub>, b<sub>2</sub>) are of a certain type.

- The IDENTIFY statement is of the form IDENTIFY device(a<sub>1</sub>,a<sub>2</sub>,...,a<sub>n</sub>) where device is the name of a entry point and where the a<sub>i</sub> are device addresses. The entry statement permits an entry to an internal or external subroutine or function by a CALL statement or a function reference to an IDENTIFY statement. Entry is made at the first executable statement following the IDENTIFY statement.
- The compiler time-interpretable ORACLE statement provides the programmer with a simple facility to prevent compilation of a series of source code. It is of the form DELAY(0) or DELAY(n, V) where n is a statement label and V is the integer 0 or 1 (or is a name preceded the value 0 or 1 by the PARAMETER statement). V=0 implies that the DELETE statement is not effective while V=1 implies that DELETE is effective.
- FORTRAN V processes double precision quantities to 1108 double precision fours, within:
  - The FORTRAN V Compiler
  - Mathematical function routines (where appropriate)
  - The I/O Conversion routines
  - Compiled FORTRAN V programs
- The actual type of the argument to library and interface routines is used by the compiler to determine the correct function routine ... is called (i.e. REAL, SQRT, DSQRT or CSQRT for REAL, DOUBLE PRECISION or COMPLEX arguments, respectively.)
- The ..DS LTERM V. Control section augmented by the addition of new FORMAT control specifications in the following forms:
  - EW used for input and output of any of the five types of variables. If the output item is REAL, E or F editing mode is used depending on magnitude.
  - LW causes the pointer in an input or output record to point to the wth character in the record.
  - Lw is logical field specification.
- A "Master Space" character (7-8 keypunch) will cause the compiler to ignore all subsequent information on the line. The space thus ignored may be used for comments.
- Hollerith Strings may have the form `"...c"` where c is any Hollerith character, including blank.
- In a typeless expression the computer word ('1'-'f') is considered as a bit string. Terminate typeless expressions are alphanumeric constants and Boolean functions. The Boolean functions are AND(a<sub>1</sub>, a<sub>2</sub>), OR(a<sub>1</sub>, a<sub>2</sub>), BOOL(a<sub>1</sub>), COMPL(a<sub>1</sub>), and XOR(a<sub>1</sub>, a<sub>2</sub>).

- An additional input statement of the form READ (unit, format, FNR1, FNR2) is included. The FNR1 or FNR2 clauses can only be indicated in the unit or length argument positions. Control changes to statement number n from input n+1 is encountered. Control goes to statement number m if an end-of-file is encountered.

- Miscellaneous Extensions:

- Free-field input is specified by an empty I/O STATEMENT:

```
READ (S,100) A,B,C  
100 FORMAT ()
```

In a SUBROUTINE or FUNCTION SUBPROGRAM, the maximum dimension for an array may be transferred as an argument. In FORTRAN V, the information may be provided by DIMENSION.

- An array may be dimensioned as an explicit type statement; by including the dimension parameters in parentheses.
- The EDIT statement provides the user the option of suppressing and restoring converter settings for any part of the program overriding control card setting options. Valid forms of the statement are:

```
START EDIT SOURCE
```

```
START EDIT CODE
```

```
STOP EDIT SOURCE
```

```
STOP EDIT CODE
```

- FORTRAN V accepts *by* (2-8 punch) procedure labels as an argument for use in a SUBROUTINE or FUNCTION SUBPROGRAM to indicate the transmission of a statement label.
- Labels will be suppressed if the *label* field is a statement in DIMENSION statements. For example, READ (A/1, 5T/3(2,1)/0T/01).

#### 4.4.3. Compiler Organization

The 1108 FORTRAN V compiler language processor accepts FORTRAN statements and produces a highly efficient relocatable object code element. UNIVAC, like all other UNIVAC 1108 processors, generates its own code and does not require an assembler pass.

The FORTRAN V compiler is modular and consists of six phases. Although the phases have been separated on the basis of general operations performed on the source program, not every phase processes the entire program.

The compiler, while quite as rapid as a processor, produces an object program optimized with respect to both storage requirements and execution time.

The compilation process involves the successive execution of the six phases summarized in the following list:

Phase 1 analyzes the FORTRAN V program source code and an internal form. Files and tables of relational information, implicit in the source program but not easily accessed, are constructed.

Phase 2 deals with storage assignments for variables and performs an analysis of loops.

Phase 3 deals with scalar optimization and index register optimization.

Phase 4 deals with loop optimization.

Phase 5 deals with code generation and storage assignment for those quantities not assigned storage by Phase 2.

Phase 6, the final phase, completes the generated instructions in a relocatable binary format and optionally writes all output, including error messages.

The compiler performs several types of optimization on a source program:

##### ■ Local Optimization

This involves the reduction of expressions involving nothing but constants to a single constant.

##### ■ Inter-statement Arithmetic Optimization

This optimization has three forms: (a) the elimination of redundancies in loading of index and update registers, (b) the recognition of common subexpressions from previous statements, and (c) the removal from a loop of those computations within a loop structure which are constant relative to the loop.

##### ■ Inter-statement Indexing Optimization

This involves a study of the DO-loop structure, indices and limits from loops, the form of subscripts and the loop parameters.

## 10.5. CONVERSATIONAL PROGRAMMING

An important element of the program and systems support provided with a UNIVAC 1108 System is the Conversational JOVET/RAK Processor which provides a dynamic and efficient means for constructing, debugging, and modifying a program.

The primary characteristic of the system is that it enables the user to program from a remote device with a minimum amount of preparation. He can type freely on-line by constructing and testing routines in a nonsequential trial-and-error manner. The time in which the user engages the conversational system is considered a "session". During a session, the system responds on a statement-by-statement basis. Each statement is analyzed, verified and if desired, executed immediately. Once this is done, the system sends a reply to the device. The user then reacts to the system's message. It may be using the system as a tool, or as a tool, the message will most likely be the result of a requested computation. If he is constructing a program, it may be diagnostic information indicating that the statement contained an error. In either case, the user now converses with the system as to the next step to be taken.

### 10.5.1. Session Features

Some of the features provided by the conversational system are:

- The user has immediate and continuous access to the machine.
- The user has the ability to construct, execute, and alter statements or complete routines; to change values of variables; to rename variables; and to request information selectively.
- The user can store complete routines or portions of routines, like checkpoints during execution of a complex of routines, and load source statements from optional devices.
- The user may continue his session at the device after an extensive data tape.
- The user is provided with diagnostic messages and logical analysis to aid in modification and debugging to take place at the same level as routine construction.

### 10.5.2. System Concepts

A session is defined as the time in which the user engages the services of the conversational processor. Usually a session is identified by a user-selected name. During a session, the user is free to use the processor at the manner that is most conducive to the accomplishment of his objective. He may construct, execute, and save single statements, groups of statements, or a complete program.

The environment of the device during the session by user is currently engaged in consists of all those entities needed in solution of a particular problem. These entities are assembled together with the user's library or they can be system routines provided by the processor.

All conversational operations are performed during the current session at one device. When the user is constructing, executing, testing, or analyzing programs, he is considered to be performing operations on an active image. The user has the ability to obtain from storage floating statements which then become part of the active image. Only one image may be active at any time at a device.

#### 10.5.3. Conversational FORTRAN II processor and the Executive system

The conversational FORTRAN processor (CPOR) is just one of a number of source language processors made available to the user by the Executive System. The action it performs is integrated with the multitude of functions controlled by the Executive. For this reason, specific attention was given to the choice of services it renders so as to eliminate duplication of facilities already offered by the system. This is particularly applicable to the service language portion of the programming language. It is assumed that the user will employ the normal job control language statements of the Executive to perform branching, looping, services.

#### 10.5.4. Conversational FORTRAN Language

Conversational FORTRAN consists of procedural statements defined by the UNIVAC 1108 FORTRAN V language and service statements which allow the user to regulate the system during construction, execution, and modification of a program.

The Conversational FORTRAN Compiler analyzes the FORTRAN statements introduced by the user at his terminal and issues diagnostic checks - these for errors. If there are any, it identifies the error for the user so that it can be corrected. If the FORTRAN statement is without error, it is saved in an intermediate form for later use. This is a subroutine of the statement entry before it is directly used and its use is stored in later use.

The Conversational FORTRAN language is composed of the UNIVAC Standards Institute FORTRAN FORTRAN. It is also defined by FORTRAN V and any programs constructed by the 1108 Conversational FORTRAN compiler may also be compiled by the batch compiler.

#### 10.6. LIFT; FORTRAN II TO FORTRAN V TRANSLATOR

LIFT is a source language translator which accepts a FORTRAN II source language program as input, performs a translation, and prepares a source language program acceptable to the FORTRAN V Compiler. There is a need for translation since FORTRAN II is not a proper subset of FORTRAN V; that is, there are statement types in FORTRAN II that are not acceptable to FORTRAN V.

There are numerous of incompatibility between FORTRAN II and FORTRAN V, and the basic purpose of LIFT is to generate FORTRAN V Source Statements which replace the incompatible FORTRAN II statements.

1. The LIFT Card
2. Functions
3. Boolean Statements
4. Double-Precision and Complex Statements
5. COMMON Statements
6. Arithmetic Statement Functions
7. Dimension Statements
8. Hollerith Literals
9. Implicit Multiplication

There are also five types of FORTRAN II statements that, although acceptable to the FORTRAN V processor, are converted to their FORTRAN V equivalents. LIFT is able to convert two features that ease the transfer between computers: the ASSIGN and REPLACE card options. The ASSIGN card allows a temporary change to be made to the I/O Assignment Table, and the REPLACE card allows the user to have every occurrence of a variable be replaced with another variable. The standard output produced by LIFT consists of a listing of the FORTRAN II program, an annotated list of the translated program, and a symbolic program element suitable for use as input to any FORTRAN V Compiler.

#### 10.7. COBOL

The 1108 system provides two COBOL capabilities: an FD ANSI COBOL which complies with the requirements of the ANSI Standard for COBOL document X.3.21-1966, and a RDG COBOL.

#### 10.7.1. FD ANSI COBOL

The FD ANSI COBOL compiler provided for the 1108 System complies with the features of the ANSI standard, with the exception of the report writer plus several useful extensions to the standard. These features are listed in the paragraphs that follow.

##### 10.7.1.1. ANSI Standard COBOL Features

The FD ANSI COBOL compiler contains the following features of the ANSI standard:

- Nucleus Level 2
- Finite handling Level 3
- Sequential access Level 2
- Random access Level 2
- Sort Level 2
- Encryption Level 2
- Inquiry Level 2

#### 10.7.1.2. Extensions to F2 ANSI standard COBOL

The F2 ANSI COBOL compiler of the 1108 System contains the following extensions to the ANSI standard:

- CODASYL-oriented subprogramming feature - uses the CALL and ENTRY verbs with LIAKAGE SECTION.
- UNIVAC subprogramming features - provide USE FOR ENTRY POINTS, GO TO, and PERFORM.
- UNIVAC page control feature.
- COMMON-STORAGE SECTION feature - for using blank sections. The feature may be used with subprogramming to provide communications between COBOL, COBOL and COBOL/FORTRAN programs.
- Indexed sequential file handling capability feature - COBOL verbs using the ISVBUS (indexed sequential) handler.
- A new COBOL file handler featuring superior input/output capabilities.
- Special characters handling - feature which provides charge for spaces/bytes for operator action.
- RELEASE and RESET debugging verbs.
- MONITOR debugging verb feature with the ability to suspend and read user's function.
- Multiple receiving fields feature for ADD and SUBTRACT verbs.

#### 10.7.2. DOD COBOL

The DOD COBOL compiler of the 1108 System is based on the Department of Defense publication "COBOL Edition 1965". It accepts statements written in the COBOL language as adapted for the 1108 System and produces an executable program. For further information concerning 1108 COBOL, refer to the "UNIVAC 1108/1108 COBOL Supplementary Reference Manual" UP-2626 (current revision).

### 10.7 2.1. DOD COBOL Features

The major DOD COBOL features implemented on the 1108 System are:

- COMPUTE verb and arithmetic expression in conditional statement
- Table handling (SEARCH)
- Segmentation
- None storage
- COPY
- Characters used in arithmetic expression (+, -, \*, /, \*\*, =), and in relational expression(=, <, >)
- Literals up to 132 characters
- The EXIT verb
- The LOCK option on the CLOSE verb
- The ADVANCING option on the WRITE verb
- The REVERSED option on the OPEN verb
- Operands used in arithmetic can be up to 15 digits long
- AND and OR connects in compound conditions
- Parentheses in compound conditions
- All annotations or conventional statements
- The OBJECT COMPUTER paragraph
- The APPLY clause
- RECUR
- The DATA-COMPILED clause
- Library provisions
- Multiple results from arithmetic verbs

### 15.7.2.2. Extensions and Special Features of DOD COBOL

The following features, implemented in UNIVAC 1108 COBOL, are special UNIVAC extensions to the COBOL language:

- COBOL subprogram communications
- MONITOR
- Dynamic data
- Common storage
- Page output.

A Report Generator, not part of the COBOL processor, is available for COBOL programs.

The following are special features implemented in the UNIVAC 1108 COBOL:

- Segmentation - COBOL programs can be segmented by use of priority numbers in procedural segments.
- Monitor - Provides dynamic program checking facilities.
- Library - The procedure definition processor is available to store environment, data, and procedure division descriptions so they can be retrieved by the COPY and INCLUDE verb.
- Reuse - The programmer can reuse data after any number of records have been processed to a non-end-of-data is encountered.
- Common Storage - Since COBOL programs can be shared (an Unedit or Intedit), intermediate data areas can be maintained between programs using the common storage provision of UNIVAC COBOL. The elements sharing common storage may be from another 1108 processor such as FDR/PNAP V.
- Overprinted Sign Convention - tapes and cards prepared in the overprinted sign convention can be processed.

### 10.7.3. Operational Characteristics

Both COBOL compiler of the 1108 System operates similarly to any processor under the TX20C-3 System. (A version of the COBOL compiler also operates under the UNIVAC 11000 System.) The compiler accepts UNIBOL source input from a tape/specifier file and produces relocatable binary output and source output at user-specified files. In addition, several listings may also be specified by the user. These include:

- Source Language Listings
- Diagnostic messages
- Cross-referenced Listings
- Object code Listings

The compiler diagnostic messages are of two categories:

**Warning** - A minor source language error has been detected which does not affect the program being produced. This type of diagnostic is identified by the word **ERROR** preceding the actual message.

**Fatal** - A major source language error has been detected which very likely will adversely affect the program being produced. The compiler will continue to process the source language but will flag the program produced as being in error. This type of diagnostic is identified by the word **RRRRR** preceding the actual message.

### 10.8. ALGOL

The ALGOL language allows the mathematician or engineer to prepare programs for the UNIVAC 1108 without the necessity of becoming familiar with the details of the internal machine operation. The ALGOL compiler then generates, from this pseudo-mathematical source language, efficient coding in a relocatable binary format acceptable to U1 Executive for execution, the filing system for cataloging and filing, or both.

The basis for the UNIVAC 1108 ALGOL is the "Revised Report on Algorithmic Language, ALGOL 60," (Committee 60 of the ACM, N.Y.C., January 1960, p. 12).

UNIVAC 1108 ALGOL is an extended hardware representation of ALGOL. It is designed to employ the UNIVAC 1108 processor and associated peripheral equipment efficiently. Certain extensions to basic ALGOL have been made. It can handle the power's input/output, and it has the ability to name strings and is incapable of performing complex and double precision arithmetic.

### 10.9. SORT/MERGE

The UNIVAC 1108 Sort/Merge package is fully modular with every functional unit completely self contained. This permits the various units to be individually adapted to their own particular tasks, enables them to be reassociated in the most effective form, and allowing updating and augmentation.

The package is not a generator of specialized sort/merge routines; rather, the user calls and adapts the independent modules for all his specific sorting needs by specifying the parameter values on control cards at build time.

In the internal sort the replacement selection method, which takes advantage of any initial sequences in the original data, is used. Sorts may be written upon a magnetic tape or drum. The PII-432 and PII-1782 drums because of their high transfer rates and random access, minimize a processor waiting time and thus greatly speed efficient sort operations. Any random access unit areas may be defined by the user at sort and these are automatically used by the subsystem if no advantages can be gained.

The input data to be sorted may be stored on magnetic tape, punched cards, or tape. If tape, two coding may be inserted on the first and last positions of the sort/merge operation and may also replace the standard comparison codes. Sorting generally requires the use of two auxiliary tape units although additional units can be employed to give faster times.

Keys may be logically defined so they can be recorded, read, and printed. Standard defining sets, others are logically provided for, and the user may define his defining sets, entries being up to 8 positions of seven, and any combination of those may be utilized. In the same way, fixed or variable length items can be added.

The sort/merge package normally uses 25,000 words of main storage, 262,000 words of magnetic disk storage, and magnetic tape units of any kind as required. But the user may specify more main and drum storage, and additional magnetic tape units to increase efficiency and speed.

#### 10. 6. MATHEMATICAL FUNCTION PROGRAMS

The UNIVAC Software System includes an extensive collection of basic mathematical functions and subroutines. This collection includes all of the standard FORTRAN functions and has been expanded to give the programmer a more complete coverage of the often used mathematical routines. Each of these mathematical routines has been carefully developed to offer the programmer maximum accuracy and range with a minimum running time and executive time. These routines are available to each of the program languages, FORTRAN V, Assembler, COBOL (through the use of the FORTRAN verb option), and ALGOL. One group of routines, the series of exponentiation routines (NEXP), is automatically referenced when the FORTRAN V source program indicates exponentiation with the operator,  $^{**}$  and inline exponentiation is not feasible.

The various mathematical function programs are:

- Library Functions
- The FORTRAN Built-in Function
- The Userwritten Functions

These routines are available to run processes in different sources. For example, the machine SQRT provides a single precision square root of the argument (x). To utilize this routine, the process, or employ the following calling sequences:

- **FORTRAN V Calling Sequence:**  
ROOT = SQRT (X), where X is a FORTRAN V real variable.
- **ASSEMBLY Calling Sequence of a FORTRAN V Math Function:**  
a = LDF X11,SQRT  
a + 1 = Address of X  
a + 2 = S14(NLW, MTHKAM) . . . BACK HAUL W1 AND NORMAL RETURN  
REAL (single precision, floating point) function value in A1, left in A0 on normal return.
- **COBOL Calling Sequence:**

ENTER SQRT REFERRING X

## 10.11. APPLICATION PROGRAMS

The UNIVAC 1108 System has an extensive library of application programs and subroutines. The major application programs such as linear programming (LP), automatically programmed tools (APT 110), and PERT are briefly described in the following paragraphs while others are simply mentioned by titles. This is by no means an exhaustive list of programs or applications. It is meant only to point out the many types of application programs available in the UNIVAC 1108 system.

### 10.11.1. Linear Programming System

Linear programming (LP) has become one of the most useful and frequently used operations research techniques in manufacturing and transportation industries. In the production and distribution of products, LP provides a solution to minimize costs or maximize profits. The LP system developed for the UNIVAC 1108 System embodies a powerful algorithm which employs the "pivot" or form of the simplex method. Further, the algorithm is improved with an added dual path selection technique. The package is coded in FORTRAN V and assembly language.

The more prominent features of the 1108 LP System are as follows:

- The system can accommodate up to 4094 rows and 99,007 columns, with the maximum density a function of the user's storage assigned.
- The use of fast memory, e.g., fast speed magnetic core replaces this system at a modest savings over older LP systems which depend upon slower and more costly access devices such as disc and tapes for their operation.
- Floating precision and double-precision computations are available.
- The control language of this system is a powerful and flexible interpretive control language, containing a large number of commands. The sophisticated user may choose to construct his command strings. In addition, the solution can be interrupted and parameters changed to optimize the solution path. On the other hand, the average user may still execute his LP programs using only a few basic LP commands.

- SHARECO standard forms, as used for the LT data.
- System parameter card may be easily edited.
- LP data can be solved, revised, and resolved in one run. Non-linear programming can be accomplished by approximating non-linear functions with linear steps and reoptimizing the problem at each step.

In addition to the above, long LP runs can be split with jump and restart procedures. Also, postoptimal parametric programming or a complete solution can be obtained. The final output includes the objective function value, optimal basis, vector levels, shadow prices, and reduced costs.

#### 10.11.2. APT II

Automatically programmed tools (APT II) is a system for the computer assisted programming of numerically controlled machine tools, flame cutters, drilling machines, and similar equipment. It is production oriented, written to take full advantage of numerically controlled tools: tools for engineering and manufacturing with the least expenditure of effort, time, and money.

APT enhances most of the usual advantages found in numerical control: reduced lead time, greater design freedom and flexibility, lower direct costs, greater accuracy, improved production scheduling, lower tooling costs, better engineering, control of the manufacturing process, and simplified introduction of changes.

The APT II program represents over 100 man-years of development and testing. After extensive experience with an earlier program, APT I, the Aerospace Industries Association made a new start and wrote APT III from the beginning, during the calendar year 1961. At the conclusion of this package, APT III was turned over to the Illinois Institute of Technology Research Institute for further development under the APT Long-Range Program (ALRP). Standard versions of APT are available in UNIVAC 1108 installations without payment of any royalty fee. Participation in ILTRI activities and access to their experimental versions of APT require membership in the APT Long-Range program.

Univac participated in the first writing of APT II, and has been a member of the ALP long-range program from the beginning. Numerical control specialists are continually working to keep the UNIVAC 1108 APT program in the forefront of the art. As implemented on the UNIVAC 1108 system APT III will continue to conform to the latest APT long-range program specifications.

#### 10.11.3. PERT

The UNIVAC 1108 PERT system is a generalized application program for project/program planning and control. It consists of both TIME and COST modules. The modular design of the system allows separate processing of the time networks and the cost structure while simultaneously providing for integrated time and cost reporting.

The PERT/TIME module is full activity and event oriented. The input to this module is provided by a deck of cards which describes the network to the system.

These cards are then processed to perform network manipulations and, if needed, update a TIME master file containing previous net. As a final step, the PERT/COST module generates various usage reports, such as an activity report, an event report and a workforce report.

The PERT/COST module is based upon the framework provided by the "DOE/NASA Guide to PERT/COST System Design". The DOE/NASA design is based upon the concept of costing work packages rather than individual network activities. A work package is a discrete unit of work required to complete a specific job or process. The work packages of a management and development project are directly related to activities or groups of activities on the project networks. The work package is the basic unit of the PERT/COST system for which actual project costs are collected and compared with estimates for purposes of cost control.

The input to the COST module is a deck of cards describing the work breakdown structure, the actual, budgeted and estimated costs for the work packages, and a table of labor and overhead rates. This information is processed to accumulate costs up through a cost breakdown tree and, if needed, is integrated with the TIME output. Required cost reports at desired management levels are then generated.

The PERT system is oriented towards alphanumeric characters. Necessary information such as event codes, names and summary numbers, responsible organizations, performing organizations, and resource codes can be designated in any arbitrary fashion as a string of alphanumeric characters. Even codes, for example, do not have to be numeric, nor do they have to be in any particular sequence. The program module performs all necessary conversion internally. The system converts all computed dates to calendar dates and makes necessary adjustments for vacations and holidays, if any.

#### III.12. MATHPACK

MATHPACK provides the UNIVAC 1108 system with a comprehensive library of 75 mathematical subprograms coded in FORTRAN IV. The purpose of this library is to present to the mathematician, the scientist, and the engineer many of the more frequently used tools of numerical analysis. These subroutines and function subprograms are designed to speed up and simplify solutions to problems encountered in many areas of scientific research.

The subprograms are grouped into fourteen categories:

- Interpolation
- Numerical Integration
- Solution of Equations
- Differentiation
- Polynomial Manipulation
- Matrix Manipulation: Real Matrices
- Matrix Manipulation: Complex Matrices
- Matrix Manipulation: Eigenvectors and Eigenvalues
- Matrix Manipulation: Miscellaneous
- Ordinary Differential Equations
- Systems of Equations
- Curve Fitting
- Random Number Generator
- Special Functions

Each of these classes contains subroutines and functions subprograms that are generally useful for problems commonly encountered by mathematicians, scientists, and engineers.

#### Appendix E lists all of the MATH-PACK subprograms.

### 10.13. STAT PACK

STAT PACK provides the UNIVAC 1108 System with a comprehensive library of 91 fundamental statistical subprograms coded in FORTRAN V. The purpose of this library is to present to the statistician, the scientist, the operations research specialist, and the engineer many of the more frequently used tools of statistical analysis. These subroutines and function subprograms are designed to speed up the preparation of solutions to statistical problems encountered within many areas of scientific research.

The subprograms are grouped into thirteen categories:

- Descriptive Statistics
- Elementary Population Statistics
- Distribution Fitting and Plotting
- Chi-Square Tests
- Significance Tests
- Confidence Intervals
- Analysis of Variance
- Regression Analysis
- Time Series Analysis
- Multivariate Analysis
- Direct Function Functions
- Inverse Distribution Functions
- Miscellaneous

Each of these classes contains subroutines and functions subprograms that are generally useful for problems commonly encountered by mathematicians, scientists, and engineers.

#### Appendix F lists all of the STAT PACK subprograms.

### 10.14. GENERAL PURPOSE SYSTEM SIMULATOR

The general purpose system simulator (GPSS) is designed for testing and evaluating a system by eliminating operations on a symbolic system representation. GPSS is an interpretive program which accepts parametric statements in which the user describes the system to be stimulated. These statements specify the actions which are to be taken upon the model.

There are three entity types in GPSS: dynamic, equipment, and statistical. The dynamic entities (transactions) are the units of flow. Dynamic entities can enter an equipment unit, leave it, or be scheduling nodes. This model is based on a transaction priority and simulation of intervals relative to an update event time. GPSS is an event-driven simulator.

Equipment entities are of three types: facilities, storages, and logic switches. Facilities process only one transaction during any increment of time, i.e., on time. Storages have the property of capacity and are capable of simultaneously processing as many transactions as can be accommodated by their defined capacity. A logic switch is a binary indicator which can be used to record some system condition (physical or logical) that is instrumental in deciding which of two tasks are to be executed.

Statistical entities of GPSS allow the input of criterion information, establish numerical relationships among system variables, and facilitate output of the effects of equipment interrelations.

## 17.12 SIMULA

SIMULA, developed at the Norwegian Computer Center at Oslo under contract with Unisys, satisfies the need for studying complex systems stemming from modern technological development. It facilitates the numerical methods for planning, prediction, and decision making in all forms of research and practice.

SIMULA, a simulator based on ALGOL as a subset (they even share a common compiler), provides a language to describe a wide class of phenomena. It provides a programming language for generating (through a compiler) simulation programs which are used to simulate sequences of instantaneous events in some "real" system (know as a discrete event system) associated with the phenomena. With programs for simulating this definition encompasses most physical/logical systems dependent on time. Control is achieved by the Preemptive system.

The language is built around a few basic concepts designed to provide the research worker with a standardized approach to a wide class of problems. These concepts are integrated into the language in a way that makes it readable; hence, the language also serves as a useful tool for communication.

A SIMULA program describes a sequence of events rather than a set of permanent relationships. For example, the pertinent relations from viewpoint of a store counter for serving a line of customers is that the customers are passive entities acted upon by the shop clerk (i.e., no self-service capabilities). In direct link to this viewpoint is that interactions between passive entities cannot be studied (for example, impatient customer steps forward in line in reaction to slow customer ahead of him). By coordinating the function of pertinent relationships, SIMULA permits the modeling of a great variety of dynamics rules and interactions between system entities.

The range of variation in decision rules and interactions between system components is so great that it is necessary to let the language contain a general algorithmic language. This is an important reason why ALGOL, which has a comparable clock structure, was chosen.

In contrast with analytical methods which offer more complete and reliable information than the statistical inference from a simulated sample of system runs, simulation enables the study of systems of greater complexity, and both transient and steady-state states of systems may be analyzed whereas the analytical approach often is limited to stationary states.

SIMULATIONS statistical gathering statements have some semi-automatic output reporting routines, and the programmer has all the features of ALGOL available for gathering particular types of statistical simulation data and generating other types of reports.

#### 10.16. FUNCTIONAL MATHEMATICAL PROGRAMMING SYSTEM (FMPS)

The functional mathematical programming system (FMPS) is an advanced mathematical programming system designed to operate on the UNIVAC 1108 System. FMPS is designed as a series of procedures which may be called upon by the Executive system. It is particularly suited to:

- Investment planning
- Production scheduling
- Dynamic capital budgeting
- Inventory policy
- Advertising media selection
- Fleet optimization
- Warehousing location
- Allocation of research funds
- Communication network analysis
- Economic modeling
- Corporation modeling

The sequence of operations executed in an FMPS run is controlled by the user through statements written in a user-oriented control language closely resembling FORTRAN. All procedures can be initialized, put into a language, and TV procedures are available to execution when the FMPS program is loaded. The control language serves the following functions:

- Initialization and, if desired, modification of tolerances during the execution,
- assignment of input/output devices at the FMPS level,
- preprogramming of the action to be taken in case of exception or error conditions.

FMPS may be used as a self-contained package or as a segment of a user-designed optimization package. The major features of FMPS are described in the following paragraphs.

**■ Matrix Generator and Report Writer - GAMMA 3**

GAMMA 3 is a sophisticated and powerful matrix generator and report writer designed to provide speed and accuracy in handling generalized matrix formats, extraction of data from analyzed solution, and producing useful and understandable reports. With GAMMA 3, the user also has the capability to compare results comparing multiple solutions. All details of the interface between GAMMA 3 and the MUPS are handled internally and automatically. The operation of GAMMA 3 is in three phases.

The data definition phase provides for the collection, manipulation, and maintenance of data in the form of lists and data tables. Multifile maintenance capability and display facilities can be used to handle user-prepared data files. Extensive computation capability and conditional logic are included. Built-in error checking is available through such techniques as the use of the empty condition of data cells which have never been loaded.

The problem formulation phase provides for automatic interfacing of data files and generation of problem structures. Extended capabilities such as bounding and tanging, and separable programming are supported as are multiple RHS, cost rows, bounds and ranges. This phase can prepare either a full model or revise an input.

**■ Linear Programming Algorithm (L.P.)**

The linear programming optimization procedure utilizes the most recent and efficient revised form of simplex algorithm. The algorithm includes multiple pricing, upper and lower bounding, and range constraint capabilities. The inversion technique uses a matrix triangulation scheme which is one of the most advanced in the industry.

**■ Generalized Upper Bounded Algorithm (GUB)**

The generalized upper bounded algorithm is designed to solve large linear programming/transportation/weighted distribution models without requiring a separate row or the entry for each demand.

**■ Mixed Integer Programming (MIP)**

Mixed integer programming is designed to solve mixed integer nonlinear variable problems. MIP allows a stipulation to be made that certain of the variables take on integer values. This is done via a dual decomposition method, coupled with a direct search or integer algorithm. The branch-and-bound method is used to create constraints for the pure integer problem which, in turn, yields a more accurate right-hand side range in the linear program. The process is repeated until either the global optimum is found or a tolerance is met.

### ■ Separable Programming Operating Algorithm (SEP)

Separable programming algorithm provides the PNPSS user with the capability of handling certain types of nonlinear functions. The nonlinearities must comply with the following important restrictions:

A nonlinear function in  $n$  variables must be separable into the sum of  $n$  functions, each in terms of only one of these variables, that is:

$$y = f(x_1) + f_1(x_1) + f_2(x_2) \quad f_n(x_n)$$

- Each of the  $n$  functions must be acceptable by a piecewise linear approximation of that function.

### ■ Nonlinear Recursive Procedures

PNPSS is designed to permit the incorporation of nonlinear procedures through recursive matrix modification. In general, a recursive solution method is applied to a problem with nonlinear constraints, nonlinear (concave) objective functions, etc. Both. The problem is assumed to be expressible in linear terms, that is, with linear approximations substituted for designated nonlinear elements. Under these circumstances, the recursive procedure consists of:

- Solution to 1 - linear problem (see e.g. LP problem in the next section).
- Accessing a user-specified file of information identifying the matrix elements of concern (that is, those involved in non-linearity), and designating values to be used in calculating new values of these elements.
- Determining, according to a program specified by the user, the appropriate new values of designated elements using solution activities of pertinent variables and the data supplied by the user.
- Testing for convergence of the solution through use of user-specified tolerance of the difference between calculated and current element values, or other appropriate criteria.
- Returning to start if the convergence criteria are not met.

The cyclic process described will continue until convergence is attained or the number of recursion steps performed exceeds a limit specified by the user.

### ■ Solution Reporting

Solution reporting permits fully automatic response to changes in problem formulation. All tables and lists from the data definition phase are available as well as all output which the linear program is capable of generating. Full computational and logic capabilities exist, permitting the development of calculated results for reporting and the control of reporting procedures based on analysis of data and results. Comprehensive formatting and line control techniques are included.

The following procedures can be called upon when using the various MPS codes:

INPUT	used to read initial data from cards or tape
OUTPUT	used to display the input or current matrix in various formats
REVISE	used to read correction data for modifying the model
CRASH	used to create an initial basis structure for the current matrix and performing various preliminary validity checks on the matrix
OPTIMIZ and INVERT	perform the actual linear programming solution
SOLUTION	used for displaying the solution values in various formats
PRICES	displays the "shadow prices" during the solution process i.e. the primal and dual problems
CONDITION	prints out the communications region contents
GET	allows the user to obtain information about a row or column and to alter its strategy in the control language
REPORT	provides the facility to print out the current basis structure and bounds status
SAVE	saves the contents of the communications region, the various internal work areas, and all external files
BASIS	provides the facility to input a new basis and modify the existing basis
RESTORE	restores the data areas and internal files saved by the procedure SAVE
SCALE	provides the facility to perform scaling on the elements of the matrix as well as the right-hand side
PARAHS and PARACB	perform cost-oriented parametric analysis of the solution with respect to the right-hand side and objective function
RANGE	performs post-optimal range analysis
PROMPT	provides a report writer routine to display the solution or input matrix in an application-oriented format
LOADLIST	loads a list of ROW labels and/or column labels or selection lists or masks when selective output is desired
REBOUND	provides the facility to set bounds on all finite rows contained in the model
LOGGST	a general purpose procedure for treatment of non-diagonal coefficients



## APPENDIX A. NOTATIONAL CONVENTIONS

Abbreviations and symbols frequently used in the description of the instructions repertoire are given below:

- ( ) Content of register or address with arguments.
- (<sup>t</sup>) Complement of contents of register or address.
- |( )| Absolute value or magnitude.
- (<sub>i</sub> 17-0) Subscripts indicate the bit position of interest. A full word is usually not subscripted. Subscripts are also used to designate field or field subfields.
- (<sub>10</sub>) Floating point biased exponent.
- (<sub>11</sub>) Floating point contents.
- (<sub>11</sub>) Index contents.
- I (r) Floating point fixed point (r).
- (<sub>ij</sub>) j-designator notation.
- I Function code.
- j Particular designator of function code code is j.
- R Arbitral register designator. In input/output instructions, "R" designates via I/O channel.
- A Arbitral C register.
- x Index register designator.
- $x_A$  Index register designator in  $\alpha$ -field.
- X Index Register.
- $x_{ij}$  Index Register specified by coding  $x_{ij}$ .
- $x_y$  Modifying portion of an index register.
- $x_i$  Increment portion of an index register.
- $r$  Some bit  $r_q$ .
- $r_p$  Designated specification of R Register.  $r$  is coded in the  $\alpha$ -designation part of an instruction. On Words.
- R R Register.
- $R_g$  R Register specified by coding  $r_g$ .

J	The base address of the operand (or the offset word) as coded in J-field of an instruction.
J <sub>1</sub>	The effective address or value of the operand after application of indexing and indirect addressing.
I <sub>d</sub>	Destination address.
I <sub>s</sub>	Source address.
I	I-designator of the instruction word, A to X of . Appendix is documentation of CR block 7621601.
I	I-designator of the instruction word, A value of I specifies indirect addressing.
PSR	Program State Register.
BS	I-Base Storage Block Number.   PS = Bank
BS	Program Effective Switch control. } Relative Addressing
BU	D-Mode Storage Block Number. } Fields
SLR	Storage Length Register.
CSR	Channel Select Register.
P	Program Address Register.
AND	Symbol denoting logical product, or logical AND.
OR	Symbol denoting logical sum, or inclusive OR.
XOR	Symbol denoting logical difference, or exclusive OR.
→	Direction of data flow.

## APPENDIX B. SUMMARY OF WORD FORMATS

**FIXED-POINT WITH SINGLE INTEGRAL RESULT**

S	34	0	11	0	0	0	0
---	----	---	----	---	---	---	---

**ADD-FLOAT, WORD DISPLAY**

S	34	0	11	0	0	0	0
---	----	---	----	---	---	---	---

**ADD-FLOAT, WORD FORMAT**

S	34	0	11	0	0	0	0
---	----	---	----	---	---	---	---

**SINGLE-PRECISION FLOATING POINT OPERAND**

S	CHARACTERISTIC	0	11	0	0	0	0
---	----------------	---	----	---	---	---	---

**SINGLE-PRECISION FLOATING POINT RESULT**

S	CHARACTERISTIC	0	11	0	0	0	0
---	----------------	---	----	---	---	---	---

S	CHARACTERISTIC	0	11	0	0	0	0
---	----------------	---	----	---	---	---	---

**DOUBLE-PRECISION FLOATING POINT OPERAND OR RESULT**

S	CHARACTERISTIC	0	11	0	0	0	0
---	----------------	---	----	---	---	---	---

S	CHARACTERISTIC	0	11	0	0	0	0
---	----------------	---	----	---	---	---	---

**STORAGE WORD**

SIGNIFICANT	0	11	0	0	0	0	0
-------------	---	----	---	---	---	---	---

**PROCESSOR STATE WORD**

0	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---

Hexadecimal Address

**HOLD FIELD**

1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---

Octal Address

Octal Address

Octal Address

INSTRUCTION WORD

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

REGISTERS VALUE

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

16 ACCESS CONTROL WORD

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

16 ACCESS CONTROL ADDRESS WORD

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

16 ACCESS CODE AND WRITE BUFFER ADDRESS

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

16 INPUT-OUTPUT FILE ADDRESS

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

20-BIT-FRACON FIXED-POINT WORD

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

20-BIT-FRACON FIXED-POINT WORD

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

FIXED-POINT MULTIPLY RESULT

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

FRACTIONAL MULTIPLY RESULT

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

BIASED INPUT EX-VALUE

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

BIASED OUTPUT EX-VALUE

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

# APPENDIX C. INSTRUCTION REPERTOIRE BY FUNCTION CODE

Instruction Code (Octal)	Mnemonic	Instruction	Description %	Execution Time % μ sec.
00 - -	-	Illegal Code	Causes illegal instruction interrupt to address 241 <sub>8</sub>	-
02 0-16	S,SA	Store A	(A) → U	.75
03 0-15	SM,SHA	Store Negative A	-(P) → U	.75
03 0-15	SM,SPD	Store Magnitude A	(P)  → U	.75
04 0-15	S,SP	Store S	(R <sub>3</sub> ) → U	.75
05 0-15	SZ	Store Zero	ZEROES → U	.75
05 0-16	S,SK	Store K	(X <sub>3</sub> ) → U	.75
07 - -	-	Illegal Code	Causes illegal instruction interrupt to address 241 <sub>8</sub>	-
10 0-17	L,LK	Load A	(U) → A	.75
11 0-17	LN,LNG	Load Negative A	-(U) → A	.75
12 0-17	LM,LKA	Load Magnitude A	(U) → A	.75
13 0-17	LNW,R	Load Negative or Magnitude A	(U) → A	.75
14 0-17	A,A,A	Add to A	(A) + (U) → A	.75
15 0-17	AN,A,NK	Add Negative to A	(A) - (U) → A	.75
16 0-17	AM,A,MK	Add Magnitude to A	(A) + (U) → A	.75
17 0-17	ANM,A,NMK	Add Negative Magnitude to A	(A) -  (U)  → A	.75
20 0-17	AD	Add Upper	(S) + (U) → A + L	.75
21 0-17	AND	Add Negative Upper	(A) - (U) → A - L	.75
22 0-17	SI	Shift Register	(X <sub>N</sub> 0) > X <sub>0</sub> (U, repeat K times)	2.25 1.5K always
23 0-17	L,LR	Load R	(U) → R <sub>3</sub>	.75
24 0-17	A,A,X	Add to X	(X <sub>N</sub> ) + (U) → X <sub>0</sub>	.75
25 0-17	AN,A,NX	Add Negative to X	(X <sub>N</sub> ) - (U) → X <sub>0</sub>	.75
27 0-17	LXM	Load X Modifier	(U) = X <sub>17</sub> → X <sub>0</sub> unchanged	.875

Instruction Code (Const)		Mnemonic	Instruction	Description <sup>①</sup>	Execution Time <sup>②</sup> in $\mu$ sec.
I	J				
27	0-17	L,X	Load X	(U) $\rightarrow X_A$	.75
30	0-17	MI	Multiply Integer	(A) $\times$ (U) $\rightarrow A \cdot A + 1$	2.375
31	0-17	MSI	Multiply Single Integer	(A) $\times$ (U) $\rightarrow A$	2.375
32	0-17	MF	Multiply Fractional	(A) $\times$ (U) $\rightarrow A \cdot A + 1$	2.375
33	-	-	Illegal Code	Causes Illegal Instruction Interrupt to address 241 <sub>16</sub>	-
34	0-17	DI	Divide Integer	(A,A-1) $\div$ (U) $\rightarrow A$ REMAINDER $\rightarrow A + 1$	10.125
35	0-17	DSF	Divide Single Fractional	(A) $\div$ (U) $\rightarrow A + 1$	10.125
36	0-17	DF	Divide Fractional	(A,A-1) $\div$ (U) $\rightarrow A$ REMAINDER $\rightarrow A + 1$	10.125
37	-	-	Illegal Code	Causes Illegal Instruction Interrupt to address 241 <sub>16</sub>	-
40	0-17	OR	Logical OR	(A) JMS (I) $\rightarrow A + 1$	.75
41	0-17	XOR	Logical Exclusive OR	(A) XOR (I) $\rightarrow A + 1$	.75
42	0-17	AND	Logical AND	(A) AND (I) $\rightarrow A + 1$	.75
43	0-17	MLU	Macro Load Upper	Jump: [AND (R2)] GBR [(A) ASB (R2)] $\rightarrow A + 1$	.75
44	0-17	TEP	Test Even Parity	Skip N if (U) AND (A) has even parity	2.00/.125
45	0-17	TOP	Test Odd Parity	Skip N if (U) AND (A) has odd parity	2.00/.125
46	0-17	LXI	Load X Increment	(U) $\rightarrow X_{A_{17-0}}$ $X_{A_{17-0}}$ unchanged	1.00
47	0-17	TLEM	Test Less Than or Equal To Memory	Skip N if (U) <sub>17-0</sub> $\leq$ (X <sub>17-0</sub> ) <sub>17-0</sub> 6 ways $(X_{17-0})_{17-0} + (X_{17-0})_{17-0} \rightarrow$ $(X_{17-0})_{17-0}$	1.75/.125
50	0-17	TZ	Test Zero	Skip N if (U) $\neq$ 0	1.025/.125
51	0-17	TNZ	Test Nonzero	Skip N if (U) $\neq$ 0	1.025/.125
52	0-17	TE	Test Equal	Skip N if (U) = (A)	1.025/.125
53	0-17	TNE	Test Not Equal	Skip N if (U) $\neq$ (A)	1.025/.125
54	0-17	TLE	Test Less Than or Equal	Skip N if (U) $\leq$ (A)	1.025/.125
54	0-17	TNG	Test Not Greater	Skip N if (U) $\geq$ (A)	1.025/.125
55	0-17	TU	Test Greater	Skip N if (U) $>$ (A)	1.025/.125
56	0-17	TP	Test Within Range	Skip N if (A) $<$ (U) $\leq$ (A + 1)	1.75/.125

Instruction Code (Octal)	Mnemonic	Instruction	Description	Execution Time T in $\mu$ sec.
f	i			
57 0-17	TNK	Test Not Within Range	Skip NL if $(U) \leq (A) \text{ or } (U) \geq (A+1)$	1.25 / 1.00
60 0-17	TP	Test Positive	Skip NL if $(U)_M = 0$	1.25 / .25
61 0-17	TN	Test Negative	Skip NL if $(U)_M = 1$	1.25 / .25
62 0-17	SE	Search Equal	Skip NL if $(U) = (A)$ ; else repeat	2.25 + .25 Always
63 0-17	SEN	Search Not Equal	Skip NL if $(U) \neq (A)$ ; else repeat	2.25 + .25 Always
64 0-17	SLE	Search Less Than or Equal	Skip NL if $(U) \leq (A)$ ; else repeat	2.25 + .75K Always
64 0-17	SNG	Search Not Greater	Skip NL if $(U) > (A)$ ; else repeat	2.25 + .75K Always
65 0-17	SG	Search Greater	Skip NL if $(U) > (A)$ ; else repeat	2.25 + .75K Always
66 0-17	SWR	Search Within Range	Skip NL if $(A) \leq (U) \leq (A+1)$ , else repeat	2.25 + .75K Always
67 0-17	SNW	Search Not Within Range	Skip NL if $(U) \leq (A) \text{ or } (U) \geq (A+1)$ , else repeat	2.25 + .75K Always
70 40	JCC	Jump Operator and Decrement	Jump to U if (Control Register) $J_1 > 0$ ; go to $N - 1$ (Control Register); $J_1 = 0$ ; always (Control Register); $J_1 = 1$ = Control Register; $J_2$	1.50 / .15 Always
72 00	MEN	Mask Search Equal	Skip NL if $(U) \text{ AND } (R2) = (R1) \text{ AND } (R2)$ , else repeat	2.25 + .75K Always
72 01	MENO	Mask Search Not Equal	Skip NL if $(U) \text{ AND } (R2) \neq (A) \text{ AND } (R2)$ , else repeat	2.25 + .75K Always
72 02	MSEL	Mask Search Less Than or Equal	Skip NL if $(U) \text{ AND } (R2) \leq (A) \text{ AND } (R2)$ , else repeat	2.25 + .75K Always
72 02	MSEN	Mask Search Not Greater	Skip NL if $(U) \text{ AND } (R2) > (A) \text{ AND } (R2)$ , else repeat	2.25 + .75K Always
72 03	MSG	Mask Search Greater	Skip NL if $(U) \text{ AND } (R2) > (A) \text{ AND } (R2)$ , else repeat	2.25 + .75K Always
72 04	MWR	Masked Search Within Range	Skip NL if $(A) \text{ AND } (R2) \leq (U) \text{ AND } (U) \leq (A+1) \text{ AND } (R2)$ , else repeat	2.25 + .75K Always
72 05	MNW	Masked Search Not Within Range	Skip NL if $(U) \text{ AND } (R2) \leq (A) \text{ AND } (R2) \text{ or } (U) \text{ AND } (R2) > (A+1) \text{ AND } (R2)$ , else repeat	2.25 + .75K Always

Instruction Code (Octal)		Mnemonic	Instruction	Description <sup>12</sup>	Execution Time <sup>13</sup> in nsec.
I	J				
71	36	MASL	Masked Alphanumeric Search Less Than or Equal	Skip N if (U) AND (R2+I) < (A) AND (R2), e as repeat	2.25 - .75 K always
71	37	MASG	Masked Alphanumeric Search Greater	Skip N if (U) AND (R2+I) > (A) AND (R2), e as repeat	2.25 - .75 K always
71	38	DA	Double Precision Fixed Point Add	(A,A+1) + (U,U+1) > A,A+1	1.625
71	39	DAN	Double Precision Fixed Point Add Negative	(A,A+1) - (U,U+1) > A,A+1	1.625
71	40	DS	Double Store A	(A,A+1) > U,U+1	1.50
71	41	DL	Double Load A	(U,U+1) > A,A+1	1.50
71	42	DLM	Double Load Negative A	-(U,U+1) > A,A+1	1.50
71	43	DLM	Double Load Magnitude A	(U,U+1)   > A,A+1	1.50
71	46	DZC	Double Precision Zero Compare	Jump to U if (A,A+1) = -f go to N if (A,A+1) = ±0	1.625 / .75 always
71	47	DTE	Double Precision Test	Skip N if (A,A+1) = (A,A+1)	> 5.25 / 1.625
72	00	-	Illegal Code	Causes illegal instruction interrupt to address 241 <sub>8</sub>	-
72	01	SJL	Save Location and Jump	(P) = Base Address Register (B) < EC > U <sub>12-8</sub> ; U <sub>7-0</sub> to U 1	2.125 always
72	02	JPS	Jump Positive and Shift	Jump to U if (A) <sub>12-8</sub> = 0; go to M1 if (A) = 1; always shift (A) left similarly one bit position	1.50 / .75 always
72	03	JNS	Jump Negative and Shift	Jump to U if (A) <sub>12-8</sub> = 1; go to M1 if (A) = 0; always shift (A) left similarly one bit position	1.50 / .75 always
72	04	ADH	Add Halves	(A) <sub>31-16</sub> + (U) <sub>31-16</sub> > A <sub>31-16</sub> (A) <sub>15-0</sub> = (U) <sub>15-0</sub> > (A) <sub>15-0</sub>	.75
72	05	ADN	Add Negative Halves	(A) <sub>31-16</sub> = (U) <sub>31-16</sub> > A <sub>31-16</sub> (A) <sub>15-0</sub> = (U) <sub>15-0</sub> > A <sub>15-0</sub>	.75
72	06	ADT	Add Thrids	(A) <sub>31-16</sub> - (U) <sub>31-16</sub> > A <sub>31-16</sub> (A) <sub>15-0</sub> - (U) <sub>15-0</sub> > A <sub>15-0</sub> (A) <sub>1-0</sub> - (U) <sub>1-0</sub> > A <sub>1-0</sub>	.75
72	07	ADNT	Add Negative Thrids	(A) <sub>31-16</sub> - (U) <sub>31-16</sub> > A <sub>31-16</sub> (A) <sub>15-0</sub> - (U) <sub>15-0</sub> > A <sub>15-0</sub> (A) <sub>1-0</sub> - (U) <sub>1-0</sub> > A <sub>1-0</sub>	.75
72	10	EX	Execute	executes the instruction at U	.75 always
72	11	EG	Executive Return	Causes executive return interrupt to address 242 <sub>8</sub>	1.25 always

Instruction Code (Octal)	Mnemonic	Description	Execution Time <sup>(1)</sup> In $\mu$ SEC.
72 12	-	Illegal Code	Causes illegal instruction interrupt to address 241 <sub>8</sub>
72 18	PAL	Prevent All I/O Interrupts or Jump	Prevents I/O interrupts and jump to U
72 14	SCR	Store a Channel Number	If $a \neq 1$ , C-CHANNEL NUMBER = 0 If $a = 1$ , C-CHANNEL NUMBER = 11, and CPU NUMBER = 0 $a = 0$ , and CPU NUMBER = 11
72 16	LPS	Load Processor Status Register	(U) → PSR
72 19	LSL	Load Storage Limits Register	(U) → GLR
72 17	-	Illegal Code	Causes illegal instruction interrupt to address 241 <sub>8</sub>
73 00	SSC	Single Shift Circular	Shift (A) right circularly U places
73 01	DSC	Double Shift Circular	Shift (A,A-1) right circularly U places
73 02	SSI	Single Shift Logical	Shift (A) left circularly - places; zerofill
73 03	DSL	Double Shift Logical	Shift (A,A-1) left U places; zerofill
73 04	SSA	Single Shift Algebraic	Shift (A) right - U places; signfill
73 05	DSA	Double Shift Algebraic	Shift (A,A-1) right U places; signfill
73 06	LSC	Load Shift and Count	(U) → A; shift (A) left circularly until (A,A-1) = (A,A-1); NUMBER ← SHIFT\$7/A - 1
73 07	ULSC	Update Load Shift and Count	(U) → (A,A-1); shift (A,A-1) left circularly until (A,A-1) = (A,A-1); NUMBER ← SHIFT\$7/A - 2
73 10	LSSC	Left Single Shift Circular	Shift (A) left circularly U places
73 11	LDSC	Left Double Shift Circular	Shift (A,A-1) left circularly U places
73 12	LSSL	Left Single Shift Logical	Shift (A,A-1) left U places; signfill
73 13	LDSL	Left Double Shift Logical	Shift (A,A-1) left U places; signfill

Instruction Code (Octal)		Mnemonic	Instruction	Description <sup>①</sup>	Execution Time <sup>②</sup> in $\mu$ sec.
72	14	III ( $a=0$ or 1) 4BRS ( $9-10_8$ ) CDC ( $=11_8$ ) nnn ( $9-12_8$ )	Initiate Interprocessor Interrupt Alt'n Enable Day Clock Disable Day Clock	Initiate Interprocessor Interrupt Turn on 2 arm Enable day clock Disable day clock	.75 $\times$ ways .75 $\times$ ways .75 $\times$ ways .75 $\times$ ways
72	15	SII	Select Interrupt Location	$(A_{1-8}) \rightarrow M8R$	.75 $\times$ ways
72	16	LUKIS-L; LLA( $i-1$ )	Load Unarmed Select Register Load Last Address Register	$(-1_{9-0}) \rightarrow CSR$ $(-1_{9-0}) \rightarrow LAR$	.875 .875
72	17	TS	Test and Set	$(+1_{9-0} = 1, \text{ interrupt to address } 241_n)$ $(+1_{9-0} = 0, \text{ go to } b, \text{ always})$ $03_n = +1_{9-0}; (0)_{9-0-c}$ unchanged	Alternate bank: 1.325 interrupt .875 RI Same bank: 2.0 interrupt 2.0 NI
73	0C	JZ	Jump Zero	Jump to U if ( $A_n = 0$ , go to NI if ( $A_n \neq 0$ )	1.50 $\times$ .75 always
73	01	JNZ	Jump Nonzero	Jump to ... if ( $A_n \neq 0$ , go to NI if ( $A_n = 0$ ))	1.50 $\times$ .75 always
74	92	JP	Jump Positive	Jump to ... if ( $A_n = 0$ ): go to NI if ( $A_{1-8} = 1$ )	1.50 $\times$ .75 always
74	03	JN	Jump Negative	Jump to ... if ( $A_n = 1$ ): go to NI if ( $A_{1-8} = 0$ )	1.50 $\times$ .75 always
74	04	JK	Jump Keys Jump	Jump to L if $n = 1$ or if $n = 0$ SELECT JUMP\$ indicator, go to NI if neither is true	.75 always
74	05	HJL H-	Hold Keys and Jump Hold and Jump	Stop if $n = 1$ or if [ $a$ <del>0000</del> bit SELECT JUMP\$ indicator] $\neq 0$ ; on return or cancellation, jump to U	.75 always
74	06	NOP	No Operation	Proceed to next instruction	.75 always
74	07	ANU	Allow All I/O Interrupts and Jump	Allow all I/O interrupts and jump to U	.75 always
74	10	JNL	Jump No Low BH	Jump to U if ( $A_n = 0$ ): go to N if ( $A_n = 1$ )	1.50 $\times$ .75 always
74	11	JN-	Jump Non- Zero	Jump to U if ( $A_n = 1$ ): go to N if ( $A_n = 0$ )	1.50 $\times$ .75 always
74	12	JNG	Jump Non-Greater and Increment	Jump to U if ( $X_n < ... < 0$ ): go to E: N if ( $X_n > ... > 0$ ): always $(X_n)_{9-0} = (X_n)_{9-0} + 1$	1.625 $\times$ .75 always

Instruction Code (Octal)	Mnemonic	Instruction	Description	Execution Time (μsec.)
c	i			μsec.
74 13	LMD	Load Multiplier and Divide	(IP) = Base Address Modifier (I0 or I1) > Register, RMD to U	.375 always
74 14	J.C	Jump On Condition	Jump to U if D1 of PSR = 1; go to NI if D1 = 0	1.50 / .75 always
74 15	JNO	Jump No Overflow	Jump to U if D0 of PSR = 0; go to NI if D0 = 1	1.50 / .75 always
74 16	JU	Jump Unsigned	Jump to U if D0 of PSR = 1; go to NI if D0 = 0	1.50 / .75 always
74 17	JNC	Jump No Carry	Jump to U if D0 of PSR = 0; go to NI if D0 = 1	1.50 / .75 always
75 02	LIC	Load Input Channel	For channel [a <b>DR</b> CSR]; (U) + DACR; set input active; clear input monitor	.75
75 01	LICM	Load Input Channel and Monitor	For channel [a <b>DR</b> CSR]; (U) + DACR; set input active; set input monitor	.75
75 03	JIC	Jump Input Channel Busy	Jump to U if input active is set for channel [a <b>DR</b> CSR]; go to NI if input active is clear	.75 always
75 02	DIC	Disconnect Input Channel	For channel [a <b>DR</b> CSR]; clear input active; clear input monitor	.75 always
75 04	LOC	Load Output Channel	For channel [a <b>DR</b> CSR]; (U) + DACR; set output active; clear output monitor; clear external function (ISI or Y)	.75
75 05	LOCM	Load Output Channel and Monitor	For channel [a <b>DR</b> CSR]; (U) + DACR; set output active; set output monitor; clear external function (ISI or Y)	.75
75 06	JOC	Jump Output Channel Busy	Jump to U if output active is set for channel [a <b>DR</b> CSR]; go to NI if output active is clear	.75 always
75 07	DOC	Disconnect Output Channel	For channel [a <b>DR</b> CSR]; clear output active; clear output monitor; clear external function	.75 always
75 10	LFO	Load Function In Channel	For channel [a <b>DR</b> CSR]; (U) + DACR; set output active (ISI only); external function, and force external function; clear output monitor (ISI only)	.75
75 11	LFCM	Load Function In Channel and Monitor	For channel [a <b>DR</b> CSR] (U) + DACR; set output active (ISI only); external function; force external function; and clear output monitor (ISI only)	.75

Instruction Code (Detail)	Mnemonic	Instruction	Description <sup>(1)</sup>	Execution Time <sup>(2)</sup> in $\mu$ secs.
f	i			
75 12	JFC	Jump Function to Channel	Jump to II if force external function is set for channel (a 102 CSR); go to X if force external function is clear	.75 always
75 13	-	Illegal Code	* guard mode is set, causes guard mode interrupt to address 243 <sub>16</sub> ; If guard mode is not set, set to all NCF	.75 always
75 14	AAOI	Allow All Channel External Interrupts	Allow all external interrupts	.75 always
75 15	PAOI	Prohibit All Channel External Interrupts	Prohibit all external interrupts	.75 always
75 16	-	Illegal Code	* guard mode is set causes guard mode interrupt to address 243 <sub>16</sub>	.75 always
75 17	-	Illegal Code	* guard mode is not set, 69M6 96 NCP	.75 always
75 0L	FAD	Floating Add	(A) = (B) + A; RESIDUE = R - 1	.875
75 01	FAN	Floating Add Negative	(A) = (B) + A; RESIDUE = R - 1	.875
75 02	FM	Floating Multiply	(A) = (B) * A; A = 1	2.625
75 03	FD	Floating Divide	(A) = (B) / A; REMAINDER = A - 1	3.25 40
75 04	LDF	Load and Unpack Floating	(U) <sub>24-2</sub> = A <sub>2</sub> or zero fill, (U) <sub>24-2</sub> = A <sub>2</sub> + 256 <sub>10</sub> signfill	.75 always
75 06	LCF	Load and Convert to Floating	(U) <sub>24-2</sub> = A <sub>2</sub> , NORMAL IZED (U) <sub>24-2</sub> < 211 <sub>10</sub> , i.e. (U) <sub>24-2</sub> = A <sub>2</sub> + NORMAL + MING COUNT > A <sub>2</sub> , i.e., if (U) <sub>24-2</sub> = 1, ones complement of (A) <sub>24-2</sub> = NORMALIZING COUNT > A <sub>2</sub> , i.e., (U) <sub>24-2</sub> = -1, i.e., A + 1 <sub>24-2</sub> , ZEROES + A + 1 <sub>24-2</sub>	1.125
75 0E	MCUP	Negate one of Character- istic, i.e. Difference to Upper	(A) <sub>24-2</sub> = -1, i.e., A + 1 <sub>24-2</sub> , ZEROES + A + 1 <sub>24-2</sub>	.75
75 05	CDU	Characteristic Difference to Upper	(A) <sub>24-2</sub> = -1, i.e., A + 1 <sub>24-2</sub> , \$100 < 10 <sup>16</sup> < 50-5	.75
75 10	DFA	Double Precision Floating Add	(A,A+1) = (B,B+1) + A,A+1	2.625
75 11	DPGN	Double Precision Floating Add Negative	(A,A+1) = (B,B+1) + A,A+1	2.625
75 12	DPV	Double Precision Floating Multiply	(A,A+1) * (B,B+1) + A,A+1	4.55
75 13	DPO	Double Precision Floating Divide	(A,A+1) / (B,B+1) + A,A+1	17.25 40

Instruction Code (Octal)	Microcode	Description	Description (2)	Execution Time (3) in $\mu$ sec.
73 14	DPU	Double Load and 1- pack Floating	$(U)_{123} \rightarrow A_{123,0}, 2000H$ $(U)_{123} \rightarrow A_{123,0}, 1 200H$ $(U)_{123} \rightarrow A_{123,0}$	1.50
73 15	DPP	Double Load and Convert To Floating	$(U)_{123} \rightarrow A_{123,0}$ ; NORMALIZED $(U)_{123} \rightarrow A_{123,0} \text{ and } A_{123,1}$ IF $(U)_{123} = 0, (A)_{123,0} \pm \text{NORMAL}$ IF MRS COUNT $\rightarrow A_{123,0} \pm 0$ $(U)_{123} \rightarrow A_{123,0}$ , $A_{123,1} \rightarrow A_{123,0}$ $(A)_{123,0} \rightarrow A_{123,0}$ ; NORMALIZING COUNT $\rightarrow A_{123,0}$	2.025
75 16	FEL	Floating Expand and Load	IF $(U)_{123} = 0, (U)_{123,0} \rightarrow A_{123,0,0}$ ; IF $(U)_{123} = 1, (U)_{123,0} \rightarrow A_{123,0,1}$ $-1800_8 \rightarrow A_{123,0,1} \rightarrow A_{123,0}$ $(U)_{123} \rightarrow A_{123,0,1}$ $(U)_{123} \rightarrow A_{123,0,0}$	1.00
77 17	FCL	Floating Compress and Load	IF $(U)_{123} = 0, (U)_{123,0,0} \rightarrow A_{123,0}$ $+ A_{123,0,1} \rightarrow (U)_{123,0,0}$ $+ 1000_8 \rightarrow A_{123,0,1} \rightarrow (U)_{123,0,0}$ $A_{123,0} \rightarrow (U)_{123,0,0} \rightarrow A_{123,0}$	1.625
77 0-17	-	Illegal Code	Causes illegal subtraction between two addresses 240 <sub>8</sub>	-

## NOTES:

- (1) The execution times given are for alternate bank memory access; for same bank memory access, execution time is .75  $\mu$  seconds greater, exceptions to this do not show the execution times for both types of memory access or include the word "as always" to indicate that the execution time is the same regardless of the type of memory access.

For function codes 01 through 06 and 22, add .375 microseconds to the execution times for 8-bit and 12-bit words.

The execution time for Block Transfer and search instructions depend on the number of repetitions (K) required, that is, the number of words in the block being transferred or the number of words searched before a find is made.

For function codes 10 through 21, 23 through 32, 34 through 36, and 40 through 61  
if j = 18 or 17, the address of U, instead of the contents of U, is used. No operand search is made to main storage. The execution time without overlap is the same as with overlap.

(2) R1 stands for test instruction.

(3) The 123, 1 code together serve to specify any of the 123 control registers.

(4) If 28 rather than 27 instructions are performed, add .25 microseconds to the execution time.

(5) If 61 rather than 60 instructions are performed, add .25 microseconds to the execution time.



## APPENDIX D. MATH-PACK ROUTINES

The following is a complete listing of MATH-PACK routines:

### 1. INTERPOLATION

GINT - Gregory Newton Interpolation  
GNLX1 - Gregory-Newton Exponential  
GPOL - Gregory Newton Polynomial Evaluation  
BSPLN - Bessel Interpolation  
STIR - Stirling Interpolation  
CDINT - Gauss-Central-Difference Interpolation  
ATINT - Adrien Interpolation  
YLGINT - Lagrange Interpolation  
SPLN1, SPLN2 - Spline Interpolation

### 2. NUMERICAL INTEGRATION

TRAPN - Trapezoidal Rule  
SIMINT - Simpson 1/3 Rule  
SIM3N - Simpson 3/8 Rule  
SEPN - Variable Step Integration  
GENNI - Generalized Numerical Quadrature  
DOUBINT - Double Integration  
LGAUSS - Gauss Quadrature Abscissas and Weights  
SIMPTS - Simpson 1/3 Rule Abscissas and Weights

### 3. SOLUTION OF EQUATIONS

NEWTT - Newton-Raphson iteration  
WEGIT - Wegstein Iteration  
AITIT - Aitken Iteration  
ROOTCP - Real and Complex Roots of Real or Complex Polynomials

**4. DERIVATION**

D<sub>1</sub>ERIV1 = First Derivative Approximation  
D<sub>2</sub>ERIV2 = Second Derivative Approximation  
N<sub>N</sub>DERV = Nth Derivative of a Polynomial

**5. POLYNOMIAL MANIPULATION**

GIVZRS = Polynomial Coefficients Given its Zeros  
CVALUE = Complex Polynomial Evaluation  
POLYX = Real Polynomial Multiplication  
CPOLYX = Complex Polynomial Multiplication

**6. MATRIX MANIPULATION: REAL MATRICES**

M<sub>R</sub>XADD = Matrix Addition  
M<sub>R</sub>XSUB = Matrix Subtraction  
M<sub>R</sub>TRN = Matrix Transposition  
M<sub>R</sub>SCA = Matrix Multiplication by Scalar  
M<sub>R</sub>MLT = Matrix Multiplication  
M<sub>R</sub>M<sub>D</sub> G = Matrix Multiplication by Diagonal Matrix Stored as a Vector  
S<sub>R</sub>N = Determinant, Inverse, Solution of Simultaneous Equations  
MXFOL = Inverse Accuracy Improvement

**7. MATRIX MANIPULATION: COMPLEX MATRICES**

CM<sub>X</sub>ADD = Matrix Addition  
CM<sub>X</sub>SUB = Matrix Subtraction  
CM<sub>X</sub>TRN = Matrix Transposition  
CM<sub>X</sub>SCA = Matrix Multiplication by Scalar  
CM<sub>X</sub>MLT = Matrix Multiplication  
CG<sub>R</sub> = Determinant, Inverse, Solution of Simultaneous Equations

**8. MATRIX MANIPULATION: EIGENVALUES AND EIGENVECTORS**

TRIDNX = Triagonalization of Real Symmetric Matrix  
EIGVAL = Eigenvalues of Tridiagonal Matrix by Sturm Sequences  
E<sub>N</sub>VEC = Eigenvectors of Tridiagonal Matrix by Wilkinson's Method

**9. MATRIX MANIPULATION - MISCELLANEOUS**

XGELT = Double-Precision Determinant; Inverse;  
Solutions of Simultaneous Equations

PMXTRI = Polynomial Matrix Triangularization

PSCALE = Polynomial Matrix Scaling

MATRIX = Matrix Rotation

**10. ORDINARY DIFFERENTIAL EQUATIONS**

EULDE = Euler's Method

HAMDF = Hamming's Method

IVVAL = Initial Values for Differential Equation Solution

RKDE = Runge-Kutta Method

SODE = Second-Order Equations

MRKDE = Reduction of Multi-Order System to System of  
First-Order Equations

**11. SYSTEMS OF EQUATIONS**

JACMX = Jacobi Iteration to Determine Eigenvalues and  
Eigenvectors of Symmetric Matrix

HJACMX = Jacobi Iteration to Determine Eigenvalues and  
Eigenvectors of Hermitian Matrix

LSNEQ = Solution to a Set of Linear Simultaneous Equations

NSNEQ = Functional Iteration to Determine Solution to Set  
of Non-Linear Equations

**12. CURVE FITTING**

CFERIE = Coefficients of Fourier Series on a Continuous Range

FTRANS = Fourier Transforms

DFSERIE = Coefficients of Fourier Series on Discrete Range

FITD = Fitted Value and Derivative Values for a Least-Squares  
Polynomial

ORTHLS = Orthogonal Polynomial Least-Squares Curve Fitting

FITY = Fitted Values for a Least-Squares Polynomial

COEFS = Coefficients of a Least-Squares Polynomial

**13. PSL EDDO-RANDOM NUMBER GENERATORS**NRANDJ = Uniform (0,2<sup>32</sup>) Generator

RANDU = Uniform Distribution

RANDN = Normal Distribution

RANDEX = Exponential Distribution

**14. SPECIFIC FUNCTIONS**

BSSL = Zero- and First-Order Bessel Functions

BLSJ = Regular Bessel Functions of Real Argument

BESY = Incomplete Bessel Functions of Real Argument

BESI = Regular Bessel Functions of Imaginary Argument

BLSK = Incomplete Bessel Functions of Imaginary Argument

GAMMA = Gamma Function Evaluation

LEGEND = Legendre Polynomial Evaluation

ARCTNQ = Arctangent of a Quotient

## APPENDIX E. STAT-PACK ROUTINES

The following is a complete listing of STAT-PACK routines:

### 1. DESCRIPTIVE STATISTICS

FRQGP - Frequency Polygon  
HIST - Histogram  
MVHST - Multivariate Histogram  
GROUP - Grouping of Data

### 2. INVENTORY POPULATION STATISTICS

AMEAN - Arithmetic Mean  
GMEDIAN - Geometric Mean  
HMEAN - Harmonic Mean  
MEDIAN - Median  
MODI - Mode  
QUANT - Quantile  
DGAVE - Distribution Curve  
GRNG - Interpercentile Range  
RANGE - Range  
MDEV - Mean Deviation  
STDEV - Standard Deviation  
CVAR - Coefficient of Variation  
ORDER - Order and Rank Statistics  
CMOM1 - Central Moments  
AMONT - Absolute Moments  
CUMUL1 - Cumulants  
SHPCOR - Shepard's Corrections  
KURSK - Skewness and Kurtosis

**3. DISTRIBUTION, FITTING, AND PREDICTING**

BNORM - Binomial Distribution

POISON - Poisson Distribution

HYPER - Hypergeometric Distribution

PNORM - Normal Distribution

ANSTL - Anscombe Series

**4. CHI-SQUARE TESTS**CHI2TS - Chi-Square Test of Single Proportion -  
One SampleCHI2JS - Chi-Square Test of Single's Proportion -  
J SamplesCHI2P - Chi-Square Test of Single Poisson  
Distribution

CHI2N - Chi-Square Test of Normality

CHISAM - Chi-Square Test of Homogeneity

CHICNT - Chi-Square Test for Independence

CHIGOF - Chi-Square Test of General Goodness of Fit

**5. SIGNIFICANCE TESTS**SIGMP - Test of Significance of Proportion of  
Successes

SIGNM - Test of Significance of a Mean

SIGDWN - Test of Significance of the Difference  
Between Two MeansSIGDVR - Test of Significance of the Ratio  
Between Two Variances**6. CONFIDENCE INTERVALS**CFDUMK - Confidence Interval for the Mean;  
Known VarianceCFDRAUV - Confidence Interval for the Mean;  
Unknown VarianceCFDMUJ - Confidence Interval for the Difference  
Between Two Means

CFDVAR - Confidence Interval for Variance

TOLINT - Tolerance Intervals

**7. ANALYSIS OF VARIANCE**

ANCV1 - One-Way Cross Classification  
ANCV2 - Two-Way Cross Classification  
ANOVA3 - Three Way Cross Classification  
MSDAT - Missing Data  
VTRANS - Variable Transformations  
ANOVRS - Randomized Blocks  
ANOVA5 - Least Squares  
ANOVSP - Split Plot Design  
ANOVSP - Split-Split Plot Design  
ANOVA7 - Two-Way Nested Design  
ANOVA8 - Three Way Nested Design  
ANCOVA - Analysis of Covariance  
GLH - General Linear Hypotheses

**8. REGRESSION ANALYSIS**

RENTIM - Stepwise Multiple Regression  
REBSON - Back Solution Multiple Regression  
CDRAK - Correlation Analysis

**9. TIME SERIES ANALYSIS**

MUVAVG - Moving Averages  
SEASIII - Shiskin's Seasonality Factors  
WEMAV - Weighted Moving Averages  
TRELS - Trend Analysis by Least Squares  
VADUME - Variance Difference Method  
TGARDE - Autoregressive Model  
GEESMO - Generalized Exponential Smoothing  
ALXCOR - Autocorrelation and Cross-Correlation Analysis  
PODEN - Power Density Functions  
RCPRTII - Des. dist. Probabilities

**10. MULTIVARIATE ANALYSIS**

GEMVAR = Generalized Variance  
DISHOT = Hotelling's Distribution  
DEQ = Multivariate t Distribution  
SIGMAN = Significance of a Set of Means  
DISCRA = Discriminant Analysis  
FACTAN = Factor and Principal Component Analysis

**11. DISTRIBUTION FUNCTIONS**

RNORM = Normal Distribution  
CHI = CHI-Square Distribution  
STUD = Student's Distribution  
FISH = Fisher's Distribution  
POIS = Poisson Distribution  
BIN = Binomial Distribution  
HYGEO = Hypergeometric Distribution  
GAMIN = Incomplete Gamma Distribution  
BETINC = Incomplete BETA Distribution

**12. INVERSE DISTRIBUTION FUNCTIONS**

TINORM = Inverse Normal Distribution  
STUDIN = Inverse Student's Distribution  
FISHIN = Inverse Fisher's Distribution  
CHIN = Inverse CHI-Square Distribution

**13. MISCELLANEOUS**

PLOT1 = Plot of One Line  
JW = Matrix Inversion  
MXMLT = Left Multiplication of a Matrix  
By its Transpose

**UNIVAC**