OPERATIONAL AMPLIFIERS

The operational amplifier, or op amp, is a particularly useful building block for electronic circuits. Although composed of numerous other devices, an op amp is usually treated as a single circuit element, commonly called the ideal op amp. By considering the op amp as an ideal circuit element, it is possible to analyze and design many useful circuits quickly. Once an op-amp circuit has been designed, the practical limitations of real op amps should be considered. In most cases, the limitations of practical op amps can be compensated for. When designing an op amp, the particular application and the type of devices used to implement the op amp should be closely considered.

THE IDEAL OP AMP

The ideal op amp has a differential input to an ideal voltage amplifier that has infinite gain and a single-ended output. While an infinite gain is somewhat impractical, op amps are rarely used alone. Instead, op amps are used with external circuitry connected between their output and input to set the circuit's overall characteristics. Since it is an ideal voltage amplifier, the op amp's input impedance is infinite. Hence, the op amp does not draw any current from the circuitry connected to its input. Also, since it is an ideal voltage amplifier, the ideal op amp's output impedance is zero. Hence, the op amp's output voltage is unaffected by its output current. The ideal op amp's equivalent circuit and its symbol are shown in

Figure 1. The ideal op amp: (a) symbol for an ideal op amp; (b)

Fig. 1. The terminals marked – and + are commonly referred
to as the inverting terminal and the noninverting terminal,
respectively. While practical op amps do not exhibit truly
ideal behavior, their performance is such t

are largely determined by the configuration of the external
components. While numerous configurations exist, the most
common of them are the inverting amplifier configuration and

The Inverting Amplifier Configuration. The inverting configuration. The inverting terminal of the inverting amplifier
uration is shown in Fig. 2. The circuit's input-to-output rela-
tionship can be determined using stra

$$
\frac{v_{i} - v_{x}}{R_{1}} = \frac{v_{x} - v_{o}}{R_{2}}
$$
 (1)

where v_i is the circuit's input voltage, v_o is the circuit's output voltage, and v_x is the voltage at the op amp's inverting termi-

Figure 2. The inverting configuration. **Figure 3.** Generating a weighted sum.

nal in Fig. 1. In addition, the op amp's gain *A* fixes the relationship between v_r and v_o :

$$
v_x = \frac{-v_o}{A} \tag{2}
$$

Combining Eqs. (1) and (2) yields the closed-loop gain

$$
\frac{v_{\rm o}}{v_{\rm i}} = \frac{-R_2/R_1}{1 + (1 + R_2/R_1)/A} \tag{3}
$$

where *A* is, by constrast, called the open-loop gain. For an ideal op amp, *A* is infinite so Eq. (3) reduces to

$$
\frac{v_{\rm o}}{v_{\rm i}} = -\frac{R_2}{R_1} \tag{4}
$$

equivalent circuit. The negative sign implies the output signal is inverted while the ratio $R_2: R_1$ determines the amplification. Note that the Fig. 1. The terminals marked $-$ and $+$ are commonly referred gain is set by the ratio of the external components and is inde-

Common Op-Amp Configurations voltage between the op amp's input terminals approaches 0 for finite output voltages. This leads to the concept of a *virtual* Op-amp circuits combine an op amp with some external com-
ponents. The characteristics of the resulting op-amp circuit
are largely determined by the configuration of the external tune terminals in a current flows between common of them are the inverting amplifier configuration and that is at ground potential but does not have any current the noninverting amplifier configuration. flowing directly to ground from it. An example of a virtual

 R_2 to the output yielding an output voltage of v_0 of

$$
v_{o} = -R_{2} \left(\frac{1}{R_{a}} v_{a} + \frac{1}{R_{b}} v_{b} + \frac{1}{R_{c}} v_{c} \right)
$$
 (5)
$$
\frac{v_{o}}{v_{i}} = 1 + \frac{R_{2}}{R_{1}}
$$
 (8)

acting with each other. Consequently, the circuit's output is a nents, independent of the ideal op amp. weighted sum of the three inputs. Unlike the inverting configuration, the noninverting con-

verting configuration can be used to perform other operations the inverting configuration, the current drawn from v_i is de-
on the input signal (1.2). For example, if R_2 in Fig. 2 is re-
termined by R_1 . In the non on the input signal (1,2). For example, if R_2 in Fig. 2 is re-
proposed by R_1 . In the noninverting configuration, the signal placed with a feedback capacitor C_6 as shown in Fig. 4, an is applied directly to the o placed with a feedback capacitor C_f , as shown in Fig. 4, an is applied directly to the op amp's input terminal, which ide-
integrator can be made. The input current due to the virtual ally has an infinite input impedanc integrator can be made. The input current due to the virtual ground at the op amp's inverting terminal is verting configuration does not load the signal source.

$$
i = \frac{v_i}{R_1} \tag{6}
$$

$$
\frac{v_{o}}{v_{i}} = -\frac{1}{R_{1}C_{f}s} \tag{7}
$$

where *s* is the Laplace variable. Such a circuit is known as an **APPLICATION ISSUES** integrator and is commonly used in active filters.

For the inverting configuration, the presence of the virtual
ground at the op amp's inverting input allows signals from
different sources to be combined. The external circuit ele-
ments can be positive and property of prov

Figure 6. A voltage follower or unity-gain buffer.

Figure 4. An inverting integrator. Since R_2 and R_1 provide negative feedback, a virtual short exists between v_i and v_x . Therefore, the current through R_1 is v_i/R_i . Due to the op amp's high input impedance, this current flow into it. Therefore, the sum of the currents flows through also flows through R_2 , resulting in an overall gain from v_i to

$$
\frac{v_0}{v_i} = 1 + \frac{R_2}{R_1} \tag{8}
$$

The virtual ground prevents the input signals from inter- Once again the circuit's gain is set by the external compo-

By replacing the resistors with other components, the in-
time of draw current from the signal source. For
time configuration can be used to perform other operations
the inverting configuration, the current drawn from v_i

In cases where the signal voltage is large enough but the signal source has a high output impedance, the noninverting configuration can be used as a *unity-gain buffer.* By making $R₂$ 0 and $R₁$ infinite as shown in Fig. 6, the output tracks the This current then flows from the virtual ground through C_f . input due to the virtual short across the op amp's input termi-
The voltage across the capacitor is the integral of the current pals. The virtual short forces The voltage across the capacitor is the integral of the current nals. The virtual short forces the output to track the input through it and can be expressed as $(i.e., v_a = v_i)$, but no current is drawn from the signal source. $(i.e., v_0 = v_i)$, but no current is drawn from the signal source. Instead, the op amp provides the load current. Due to its high input impedance, the op amp is particularly attractive for buffering applications.

ments can be passive or active components. Provided the re-
with a signals for which an op-amp circuit can be used.
In most applications the op amp's nonidealities do not cause sulting circuits are stable and the op amp has sufficiently
high gain, the overall transfer function is independent of the
op amp.
op amp.
be used to reduce the problems to acceptable levels. Alterna-
be used to reduce the The Noninverting Amplifier Configuration. The noninverting tively, higher-performance op amps, which are typically more configuration is illustrated in Fig. 5. In this circuit the signal is applied directly to the op amp's

Finite Dc Gain

Unlike the infinite gain of an ideal op amp, the dc gain of a practical op amp is finite. Nevertheless, an op amp's dc gain, denoted by A_0 , is typically quite high. A_0 ranges from 40 dB for high-speed op amps to 120 dB for precision op amps. A general-purpose op amp typically has a gain of 100 dB. The actual gain of an op amp is not a well-controlled parameter. Consequently, manufacturers typically specify both a mini-**Figure 5.** The noninverting configuration. mum and a typical value for A_0 .

The effect of an infinite A_0 is to reduce the closed-loop gain of an op-amp circuit (1–3). If an op amp has a finite gain and the output voltage is v_0 , there must be a nonzero voltage across the op amp's input terminals equal to $v_{\rm o}/A_0$. Using this relationship, the op amp's finite gain reduces the closed-loop gain of the inverting configuration to

$$
\frac{v_{o}}{v_{i}} = \frac{-R_{2}/R_{1}}{1 + (1 + R_{2}/R_{1})/A_{0}} \tag{9}
$$

while for the noninverting configuration, the closed-loop gain is reduced to

$$
\frac{v_{\rm o}}{v_{\rm i}} = \frac{1+R_2/R_1}{1+(1+R_2/R_1)/A_{\rm O}} \eqno(10)
$$

When A_0 is very large, Eqs. (9) and (10) reduce to Eq. (4) for
the inverting configuration and to Eq. (8) for the noninverting
configuration, respectively. When A_0 becomes comparable to
 $1 + R_2/R_1$ a noticeable reduc $1 + R_2/R_1$ a noticeable reduction in the closed-loop gain oc- R_2/R_1 and R_0 to below curs. To ensure a well-controlled closed-loop gain, the minimum open-loop gain specified by the manufacturer must be significantly larger than the desired closed-loop gain. As a result, the op amp's finite dc gain limits the maximum gain that

Although op amps can be used to provide large gains, in practical op amps the maximum output voltage is limited. When **Unity-Gain Bandwidth** called upon to deliver output signals close to and beyond the compared and useful point is the frequency at which
op amp's supply voltage, the op amp's output signal is limited
the op amp's gain falls to unity. This point

supply. Most stand-alone op amps require a positive, V^* , and a negative, V^- , power supply but no connection to ground. Typically, V^+ and V^- are of the same magnitude but of opposite polarity and range from ± 5 V to ± 18 V for general-pur-
pose on amps. To meet the needs of specialized applications, cally fairly low. Based on the relationship in Eq. (12), the op pose op amps. To meet the needs of specialized applications, special-purpose op amps such as single-supply op amps, for amp's frequency response is commonly expressed as use with a single supply, low-voltage op amps, for supplies below ± 5 V, and high-voltage op amps, for use with supplies beyond ± 18 V, are commonly available.

Irrespective of the supply voltage, the op amp's maximum output voltage $L^{\scriptscriptstyle +}$ and minimum output voltage $L^{\scriptscriptstyle -}$ cannot exceed the supply. For most op amps, the output saturates within 1 V to 3 V of the supply as illustrated in Fig. 7. In the case of low-voltage and single-supply op amps, the output swing often extends to the supply levels, yielding a *rail-to-rail* output swing. Output signals beyond this range are clipped, leading to distortion. To ensure that the output is not clipped at L^+ or L^- , the op-amp circuit's input signal must be kept suitably small.

Frequency Characteristic

The frequency characteristic of a compensated op amp is shown in Fig. $8(1-3)$. Due to the op amp's internal capacitances, the op amp's gain decreases with frequency. For most general-purpose op amps, the manufacturer, through a tech- **Figure 8.** Frequency response of a compensated op amp.

Figure 7. The op amp's dc input/output relationship.

$$
A(\omega) = \frac{A_{\rm O}}{1 + j\omega/\omega_{\rm b}}\tag{11}
$$

can be obtained accurately in an op-amp circuit. where $\omega_b = 2\pi f_b$ and f_b is the frequency of the op amp's domi-**Saturation Saturation Saturation**

independent of the input signal. When the op amp's output Fig. 8. Typical values of f_t range from 1 MHz, for high-gain
has reached its maximum level, the op amp is said to be *satu* op amps, to over 100 MHz, for high-sp

$$
f_{\rm b} = f_{\rm t}/A_{\rm O} \tag{12}
$$

$$
A(\omega) = \frac{A_0}{1 + j\omega(A_0/\omega_t)}\tag{13}
$$

where $\omega_t = 2\pi f_t$.

To determine the high-frequency response of an op-amp circuit such as the inverting configuration or the noninverting configuration, the op amp's high-frequency gain, as given by Eq. (13), can be approximated by

$$
A(\omega) \approx \omega_t / j\omega \tag{14}
$$

If Eq. (14) is used in place of A_0 in Eqs. (9) and (10) ,

$$
\frac{v_{\rm o}}{v_{\rm i}}(\omega) = \frac{-R_2/R_1}{1 + \frac{j\omega}{\omega_{\rm t}/(1 + R_2/R_1)}}
$$
(15)

is obtained for the inverting configuration and

$$
\frac{v_{o}}{v_{i}}(\omega) = \frac{1 + R_{2}/R_{1}}{1 + \frac{j\omega}{\omega_{t}/(1 + R_{2}/R_{1})}}
$$
(16)

is obtained for the noninverting configuration. For both circuits, the closed-loop bandwidth is given by

$$
\omega_{\rm clb} = \frac{\omega_{\rm t}}{1+R_2/R_1} \eqno(17)
$$

where $1 + R_2/R_1$ is commonly referred to as the *feedback fac*- age on the inverting integrator. *tor* and is denoted by *B*. Based on Eqs. (15) and (16) it can be seen that the bandwidth of an op-amp circuit is the op amp's unity-gain bandwidth divided by the feedback factor. Greater **Offset Voltages.** Ideally, a zero differential input voltage to feedback factors imply lower gains. Hence, the lower the desired gain, the wider the circuit's b

op amp cannot change instantaneously. The maximum rate terminals. at which the op amp's output voltage can change is called the *V*os arises from mismatches in the devices used in the op *slew rate*, SR: **amp's input stage and circuit asymmetries** (4). Since V_{os} de-

$$
SR = \frac{dv_o}{dt}\bigg|_{\text{max}}\tag{18}
$$

Slew rate is expressed using the units V/μ s. The primary ef- are available with V_{os} in the microvolt range.
fect of a finite slew rate is that the output and input of an op- To model the effects of V_{os} , a vo fect of a finite slew rate is that the output and input of an opamp circuit are not linearly related while the op amp is slew- of unknown polarity is connected to one input terminal of the ing. Consequently, slewing causes distortion. ideal op amp. Then, provided the op-amp circuit is linear, su-

without slew-rate distortion depends on the size of the output signal. For a sine wave output with a peak amplitude of V_{a} , the effect of V_{o} on either the inverting or noninverting conthe output voltage will be $v_y = V_a \sin(2\pi ft)$ and its maximum figurations, the circuit shown in Fig. 9(a) can be used. Note rate of change is $2\pi fV_a$. To avoid slew-rate distortion. $2\pi fV_a$ that the op amp has been replace rate of change is $2\pi fV_a$. To avoid slew-rate distortion, $2\pi fV_a$ that the op amp has been replaced with an ideal op amp with must be less than SR. Slew-rate distortion can be avoided ei- V_{∞} in series with its non must be less than SR. Slew-rate distortion can be avoided ei- V_{os} in series with its noninverting terminal and the input v_i ther by keeping the signal frequency small or by keeping the has been set to 0. Note also ther by keeping the signal frequency small or by keeping the has been set to 0. Note also that due to superposition, the signal amplitude small. For a *full-power signal*, that is, a sig-
effect of the op amp's V_{os} signal amplitude small. For a *full-power signal*, that is, a signal with a peak-to-peak amplitude of $L^+ - L^-$, the maximum frequency for which an undistorted output can be obtained is *V*os acting alone is called the *output offset* and is found to be given by $v_{\rm o} = V_{\rm os}(1 + R_2/R_1)$ (20)

$$
f_{\text{max}} = \frac{\text{SR}}{\pi \left(L^+ - L^- \right)}\tag{19}
$$

Figure 9. (a) The effects of the offset voltage on the inverting and noninverting configurations. (b) Reducing the effects of an offset volt-

output of either L^+ or L^- , as shown in Fig. 7. To restore the or *^L*, as shown in Fig. 7. To restore the **Slew Rate** op amp's output voltage to 0, a voltage defined as the *input* Due to internal circuitry limitations, the output voltage of an *referred offset voltage* V_{os} must be applied between the input

> pends on physical devices, it is subject to drift due to tempera- $SR = \frac{dv_{o}}{dt}\Big|_{\text{max}}$ (18) ture changes and as the circuit ages. Nevertheless, V_{os} is quite small. For a general-purpose op amp V_{os} is in the range of 0.1 mV to 10 mV. When a low V_{os} is required, precision op amps

The maximum frequency at which an op amp can be used perposition can be used to determine the resulting output thout slew-rate distortion depends on the size of the output voltage due to V_{ss} and the circuit's input verting configurations will be the same. The output due to

$$
v_{o} = V_{os}(1 + R_{2}/R_{1})
$$
\n(20)

Clearly, if R_2/R_1 is large, a large output offset will result. If a high gain is required but dc gain is not, a capacitor can be This frequency is called the op amp's *full-power bandwidth*. added in series with R_1 to reduce the output offset to V_{∞} .

One class of circuits that is particularly affected by the op amp's offset voltage is the inverting integrator shown in Fig. 4. Due to the presence of V_{os} , a dc current flows through R_1 and is integrated on C_f , which causes the output to saturate at either L^+ or L^- . To avoid the problem, a feedback resistor, R_f can be added as shown in Fig. 9(b). R_f limits the dc gain to a finite value and therefore limits the output offset voltage.

When very small offsets are required, a number of solutions exist: The simplest solution is to use a low-offset op amp. Alternatively, many op amps have connections for an offset nulling network. In either case, the offset will still be subject to drift due to temperature and aging. To reduce the **Figure 10.** The differential configuration.

offset problem further, techniques such as autozeroing, corre-**Figure 10.** The differential configuration. lated double sampling, and chopper stabilization can be employed (5).

quire an input current. These input currents arise from the needs of the op amp's input devices. If bipolar junction transistors (BJTs) are used, the input bias currents are the required base currents of the input devices. If field-effect transistors (FETs) form the input stage, the FET's gate leakage currents give rise to the input bias currents. Since there is a The two interpretations of CMRR are equivalent. bias current for each input, the average of the two currents, The common-mode gain is only a problem in op-amp cir- I_{B} , and the difference or offset between the two currents, I_{ss} , cuits for which a sizable v_{c} is applied directly to the op amp. are usually specified (2). As the op amp's bias currents flow Consequently, with a virtual ground at the op amp's output, through the external components, they cause input errors the inverting configuration is unaffected by the common-mode similar to *V*os and hence can be combined with *V*os using super- gain. For circuits such as the noninverting configuration and position. **for the differential configuration**, shown in Fig. 10, a sizable

differential gain and a common-mode gain. Since the op amp ln particular, if the signal at the op amp's noninverting termi-
has two input terminals, two types of input signals can be all exceeds the op amp's input common-m has two input terminals, two types of input signals can be nal exceeds the op amp's input common-mode range, defined in the circuit cases to amplify the input signal linearly. defined: a differential signal v_{d} , which is the difference be-
tween the two signals $v_{d} = v_{d}^{+} - v_{d}^{-}$ and a common-mode. Even within the specified input common-mode range, the tween the two signals, $v_d = v_i^+ - v_i^-$, and a common-mode Even within the specified input common-mode range, the signal, v_c , which is their average, $v_c = (v_i^+ + v_i^-)/2$. An ideal differential configuration will not function properly if the op

$$
A_{\rm c} = v_{\rm o}/v_{\rm c} \tag{21}
$$

Like the differential gain, the common-mode gain is a function of frequency. Typically, A_c is relatively small over a specified range, known as the op amp's *input common-mode range*. The differential configuration amplifies the difference be-
For input circula boyend the common-mode range. A rises tween the two input signals and rejects their For input signals beyond the common mode range, A_c rises tween the two input signals and rejects their common-mode
rapidly and the on amp no longer functions properly. In most component. The effect of the op amp's commo rapidly and the op amp no longer functions properly. In most component. The effect of the op amp's common-mode gain can
cases an on amp's input common-mode range does not extend be determined as follows: Since the CMRR and cases an op amp's input common-mode range does not extend
to either the positive or negative supply voltage. For single-
to either the positive or negative supply voltage. For single-
supply of a common-mode signal v_c a voltage op amps, the input common-mode range may extend to both supply levels, yielding what is referred to as a *rail-torail* input range.

terms of the *common-mode rejection ratio*, CMRR: V_{os} given by Eq. (25), the effects of a nonzero v_c and finite

$$
CMRR = A/A_c \tag{22}
$$

At dc the CMRR is usually very large but decreases with increasing frequency. The dc CMRR is usually expressed in decibels and ranges from 60 dB to 120 dB for most op amps.

For the purpose of circuit analysis, an alternate interpreta-**Input Bias Currents.** To operate properly, all op amps re-
ire an input current. These input currents arise from the change in v_{α} .

$$
\frac{1}{\text{CMRR}} = \frac{\Delta V_{\text{os}}}{v_{\text{c}}} \tag{23}
$$

 v_c is present at the op-amp inputs. Hence, these circuits are affected by the op amp's common-mode rejection properties. **Common-Mode Rejection.** Practical op amps display both a affected by the op amp's common-mode rejection properties.
Ferential gain and a common-mode gain. Since the on amp. In particular, if the signal at the op amp's non

 $\sum_{v_0 \text{ of } v_0} \text{where } v_0$, which implies a *common-mode gain* A_c , and ferrential amplifier ampli-
ing v_c changes v_0 , which implies a *common-mode gain* A_c , the difference between two signals. For the differential

$$
v_{o} = \frac{R_{2}}{R_{1}}(v_{2} - v_{1})
$$
\n(24)

$$
V_{\text{os}} = v_{\text{c}} / \text{CMRR} \tag{25}
$$

Within the common-mode range, A_c is usually specified in Then, by assuming the op amp is ideal except for the finite CMRR can be calculated. For the differential configuration, a finite CMRR changes the output from that given by Eq. (24) to

$$
v_0 = \frac{R_2}{R_1}(v_2 - v_1) + \frac{R_2}{R_1} \left(\frac{v_2}{\text{CMRR}}\right)
$$
 (26)

It can be seen that the output now depends on both the difference in the applied signals and on the value of v_2 . Since v_2 contains both a differential and common-mode component, the differential configuration's performance will be degraded if the op amp's CMRR is too low.

Summary. The applications of op amps are limited by their
nonideal behavior. The op amp's offset voltage and CMRR
limit the accuracy of op-amp circuits. The op amp's finite gain and saturation levels limit the maximum useful gain of an opamp circuit. The op amp's frequency response and finite slew
rate limit the maximum frequencies for which the op amp
can be used. In most cases, special-purpose op amps or circuit
techniques can be used to reduce the degr the op amp's nonidealities. $v_o/v_i = -\beta_3 g_{\text{m1}} r_{o3}$ (27)

An op amp can be implemented in many ways. Typically, an To buffer this high-impedance node, a voltage follower, il-
op amp is a multistage design composed of a differential input lustrated in Fig. 11 as an emitter follow op amp is a multistage design composed of a differential input lustrated in Fig. 11 as an emitter follower (i.e., Q_4), is used.
stage, one or more high-gain middle stages, and, if required, This last stage does not prov stage, one or more high-gain middle stages, and, if required, This last stage does not provide any voltage gain. Instead, it
a low-impedance output stage. While many different technol-
ogies can be used to implement op amp ogies can be used to implement op amps, currently they are most commonly implemented using either bipolar devices most commonly implemented using either bipolar devices The actual configuration and number of stages in an op
(3,6) or complementary metal oxide semiconductor (CMOS) amp depends on many factors; the type of load, resistive $(3,6)$ or complementary metal oxide semiconductor (CMOS) amp depends on many factors: the type of load, resistive or devices $(3,4,7)$. A simplified schematic of a typical bipolar im-
canacitive that is to be driven the devices (3,4,7). A simplified schematic of a typical bipolar im-
plementation of a three-stage op amp is illustrated in Fig. 11. CMOS that is to be used to implement the op amp and the

matched devices Q_{1a} and Q_{1b} . This configuration inherently rejects common-mode signals while producing an output current proportional to the differential input voltage, $i = g_{m1} v_i$. The **Resistive or Capacitive Loads** ratio of Q_{1a} 's and Q_{1b} 's output current to the input voltage is called the transconductance g_A . At this point, the called the transconductance g_{m1} . At this point, the voltage gain is usually relatively small. itive, determines the need for a buffering stage between the

stage in Fig. 11 is effectively multiplied by the current gain

$$
v_{\rm o}/v_{\rm i} = -\beta_3 g_{\rm m1} r_{\rm o3} \tag{27}
$$

IMPLEMENTATION ISSUES While this gain can be fairly high, the output impedance of the node is also very high.

CMOS, that is to be used to implement the op amp, and the The input stage is a differential pair formed by the need for compensation, to ensure stability, should all be con-

In the high-gain stages, the relatively small voltage swing output of the op amp's high-gain stage and the load. The out-
the input stage's output is amplified to yield a very high put of the high-gain stage can be modeled at the input stage's output is amplified to yield a very high put of the high-gain stage can be modeled as a voltage source,
voltage gain. For example, the output current of the first AV_i , with a large output resistance voltage gain. For example, the output current of the first A_V , with a large output resistance R_0 and a parasitic shunt stage in Fig. 11 is effectively multiplied by the current gain capacitance C_p , as shown in Fig. to yield a large voltage gain [see Eq. (27)]. Often R_0 is in the megaohm range. When a resistive load R_{L} is connected directly to the output of the high-gain stages, the overall gain will be reduced by the voltage divider formed by R_0 and R_L . For a purely capacitive load C_{L} , this load appears in parallel with C_p and does not affect the dc gain. Consequently, for resistive loads a buffering stage is required on the op amp's output while for capacitive loads, a buffering stage is typically not required.

Bipolar and CMOS Implementations

Currently the two most common devices for implementing op amps are bipolar devices (i.e., BJTs) and CMOS devices [i.e., metal oxide semiconductor FETs (MOSFETs)]. Both devices have advantages and disadvantages that determine how they are best used in the different stages of an op amp.

Input Differential Stage. The input stage converts the differential input voltage to a current. A number of factors are important in this stage:

• Random input offset voltages are largely determined by **Figure 11.** A simplified three-stage op amp. the matching of the input devices.

- The base or gate currents of the input devices determines the input bias currents.
- The input devices' transconductance determines the input stage's voltage-to-current gain and SR (6).
- The bias current of the differential pair typically limits the op amp's slew rate.

Generally, BJTs display better device-to-device matching then MOSFETs. Therefore, BJTs are preferred for op amps with low input referred offsets. Unfortunately, due to their base currents, BJT input devices will require much larger input bias currents than MOSFET input devices. For a large input transconductance, BJTs are preferred over MOSFETs. The BJT's high transconductance also provides a relatively high bandwidth for the input stage but, due to the BJT's high transconductance-to-bias-current ratio, the slew rate will be **Figure 13.** A folded cascode op amp. poor. To improve the slew rate compared to the input transconductance, either emitter degeneration with BJTs or MOS-FETs with their lower transconductance-to-bias-current ratio **Output Buffers.** The primary concern for the output buffer

very high gain without introducing a large number of para-
sitic poles that make componenting the circuit difficult. In In summary, BJTs are well suited for op amps with high
sitic poles that make componenting the circuit sitic poles that make compensating the circuit difficult. In In summary, BJTs are well suited for op amps with high practical terms the gain should be achieved with as few gains, low output resistances, and low input refer

with a single compensation capacitor C_{C} .

When trying to implement the same circuit using MOS- **Compensation** FETs, two problems arise: First the gain for a common source Op amps are typically used in circuits employing feedback.
stage is typically much lower than that of a common emitter For a typical feedback circuit such as tha stage is typically much lower than that of a common emitter For a typical feedback circuit such as that shown in Fig. 14,
stage. Consequently, two or more MOSFET gain stages may the feedback signal is subtracted from the i stage. Consequently, two or more MOSFET gain stages may the feedback signal is subtracted from the input signal before
be required to achieve the same gain as a single BJT gain being applied to the amplifier. The subtracti be required to achieve the same gain as a single BJT gain being applied to the amplifier. The subtraction operation re-
stage. Second, the compensation provided by C_C is often inad-
duces the signal seen by the amp stage. Second, the compensation provided by C_C is often inad-
equate due to a zero introduced by the feedforward path the amplifier gain A is a function of frequency and the feedequate due to a zero introduced by the feedforward path the amplifier gain *A* is a function of frequency and the feed-
through C_c and the low stage gain. Pole–zero cancellation can back factor *B* may also be a functio through C_c and the low stage gain. Pole–zero cancellation can back factor *B* may also be a function of frequency. Hence, the be used to compensate this circuit by placing a resistor in loop gain AB is also a function o be used to compensate this circuit by placing a resistor in loop gain AB is also a function of frequency. Consequently, series with C_c (4,7). The resistor should have a value equal due to phase shifts around the loop, to $1/g_m$ of the common-source stage. While pole–zero cancella- the feedback and input signals may be in phase. Then, the tion will solve the latter problem, the former problem, that of input and feedback signals add together increasing the signal a relatively low stage gain, remains. If multiple common- ''seen'' by the amplifier. At this point the circuit becomes unsource stages are used to boost the gain, the ensuing compen- stable. The amplifier's output grows and the circuit oscillates

To achieve high-gain op amps using MOSFETs, without stability problems, cascode designs are used (3,7). To maximize the signal swing at the output, the folded cascode configuration shown in Fig. 13 is commonly used. Unlike the bipolar design, which used a differential pair followed by a common emitter stage to achieve a high gain, the folded cascode uses a differential pair followed by a common gate stage. Now the circuit only has one high-impedance node and it occurs at the output. If the gain provided by one level of cascoding is insufficient, additional levels of cascoding can be added, while still maintaining only one high-impedance node. **Figure 14.** A generalized feedback system.

can be used. Since any necessary gain can be achieved in the is the buffer's output impedance. When the output buffer is following stages, the primary difference between BJT and implemented as an emitter or source follower following stages, the primary difference between BJT and implemented as an emitter or source follower, the output im-
MOSFET inputs is the tradeoff between the input offset volt-
pedance is given by $1/\sigma$ of the output de MOSFET inputs is the tradeoff between the input offset volt-
 $\frac{1}{g_m}$ of the output device. Due to the
 $\frac{1}{g_m}$ of the output device. Due to the
 $\frac{1}{g_m}$ relatively high transconductance-to-bias-current ratio. BJT's relatively high transconductance-to-bias-current ratio, BJTs make a better choice for low output impedance buffers. **High-Gain Stages.** In an op amp it is desirable to achieve a
when the op amp is only required to drive relatively small on-
the operations of para-
chip capacitances, there is no need for an output buffer stage.

practical terms, the gain should be achieved with as few gains, low output resistances, and low input referred offsets.

stages as possible and with as few high-impedance nodes as

possible.

For the BJT, with its large tr

due to phase shifts around the loop, at certain frequencies, sation problem becomes very complex. at the frequency at which the input and feedback signals are

in phase. This frequency corresponds to a phase shift around the loop of $\pm 180^\circ$. Consequently, in a feedback circuit, it is desirable to ensure that the magnitude of the phase shift around the loop is much less than 180° when the gain around the loop is greater than or equal to 1.

Phase margin is defined as the difference between the phase of the loop gain and -180° when the loop gain is equal to unity. To avoid peaking in the circuit's frequency response, it is necessary to have a phase margin of 60° or more (2). In applications where some peaking in the frequency response can be tolerated, lower phase margins may be used.

The phase margin of an op-amp circuit can be estimated from a Bode plot of the op amp's transfer function. By adding a line for 1/*B* to the plot, the difference between the *A* and *B* lines is equal to *AB* (i.e., $log|AB| = log|A| - log|1/B|$). The point at which the two lines intersect is the loop's unity gain point. This is illustrated in the asymptotic Bode plot shown in Fig. 15. The 1/*B* line is frequency independent in this case and hence can be implemented with resistive feedback, such as was used for the inverting and noninverting configurations of Figs. 2 and 4. From this plot, the phase margin is almost 0 and hence would be inadequate for most applications.

To ensure an adequate phase margin, op amps must typically be compensated. *Compensation* involves either moving the existing poles of an op amp or adding new ones to ensure that the final circuit has the desired phase margin. Op amps
come in two main types: compensated and uncompensated. A
compensation op-amp circuit for a phase margin of
compensated op amp has been compensated by the manufa turer to be stable for all values of resistive feedback up to $B = 1$ (i.e., a unity-gain buffer). An uncompensated op amp will not be stable for all values of resistive feedback but typically has provisions for the user to perform the necessary compensation can be performed in a number of ways (1-cally has provisions for the user to perform compensation for the desired gain. While easier to use, com-
pensated op amps will have an unnecessarily low bandwidth
for gains greater than 1. To achieve a better bandwidth for
higher-gain applications, uncompensated op higher-gain applications, uncompensated op amps can be cuit's closed-loop bandwidth to approximately the op amp's
the current pole function be as low as a few hertz

amp circuit. This open in Fig. 13. This open i

first, or dominant, pole f_{p1} , which can be as low as a few hertz. A better approach is to identify the op amp's dominant pole. Then increase the capacitance at that node until f_{pl} is reduced far enough to reduce the closed-loop gain to unity at the desired phase margin (2). As illustrated in Fig. 16 this approach yields a closed-loop bandwidth comparable to the op amp's second pole f_{p2} , resulting in a significant increase in bandwidth.

In the common three-stage bipolar op amp of Fig. 11, the dominant pole is typically at the base of *Q*3. While a large capacitor can be connected between the base of Q_3 and V^{\dagger} , a better approach is to connect the compensation capacitor (C_C) between the base and collector of $Q₃$ as shown. This exploits the Miller multiplier effect, which results in increasing the effective capacitance seen at Q_3 's base. In addition to lowering f_{pl} , this technique, called *Miller compensation*, has the effect of moving the pole at Q_3 's collector higher in frequency due to *pole splitting* (6). Since the pole at Q_3 's collector is often f_{p2} , Miller compensation has the effect of splitting f_{p1} and f_{p2} . Pole splitting in this circuit results in a larger compensated bandwidth than would be achieved by moving f_{p1} alone, as illustrated in Fig. 16.

While there are many other techniques for compensating **Figure 15.** A Bode plot for analyzing the phase margin of an op- op-amp circuits $(1,8)$, one that is particularly useful is that amp has been designed for driving capacitive loads. The circuit's dominant pole is that formed by the cascode's output resistance and the load capacitance. To compensate this circuit, the load capacitance should be increased and no additional circuitry is required. This last example illustrates one of the advantages that can be achieved by using an op amp specifically designed for the application at hand.

BIBLIOGRAPHY

- 1. S. Franco, *Design with Operational Amplifiers and Analog Integrated Circuits,* 2nd ed., New York: McGraw-Hill, 1998.
- 2. A. S. Sedra and K. C. Smith, *Microelectronic Circuits,* 3rd ed., New York: Oxford University Press, 1997.
- 3. P. R. Gray and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits,* 3rd ed., New York: Wiley, 1993.
- 4. P. R. Gray and R. G. Meyer, MOS operational amplifier design—A tutorial overview. *IEEE J. Solid State Circuits,* **SC-17**: 969–983, 1982.
- 5. C. C. Enz and G. C. Temes, Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization, *Proc. IEEE,* **84**, 1584–1614, 1996.
- 6. J. E. Solomon, The monolithic op amp: A tutorial study, *IEEE J. Solid State Circuits,* **SC-9**: 314–332, 1974.
- 7. R. Gregorian and G. C. Temes, *Analog MOS Integrated Circuits for Signal Processing,* New York: Wiley, 1986.
- 8. J. K. Roberge, *Operational Amplifiers: Theory and Practice,* New York: Wiley, 1975.

DAVID G. NAIRN Analog Devices, Inc.

OPERATIONAL AMPLIFIERS. See CURRENT CONVEYORS. **OPERATION ONLINE.** See ONLINE OPERATION. **OPERATIONS RESEARCH.** See GEOMETRIC PRO-

GRAMMING.