NONLINEAR CIRCUIT SYNTHESIS squaring and square-rooting.
 USING INTEGRATED CIRCUITS Only those realizations be

plications, such as amplification and filtering, nonlinearities techniques (6) or approximated with parallel combinations of are sought as error sources and the designer employs design MOST source-coupled pairs (11–13). Si techniques to reduce their influence. In others, such as modu-
lation power measurement, sensor linearization and signal signals, or via piecewise linear (PWL) approximation. Exceplation, power measurement, sensor linearization, and signal signals, or via piecewise linear (PWL) approximation. Excep-
shaping the objective is not to attenuate the components' tionally, the section entitled "Squaring an shaping, the objective is not to attenuate the components' tionally, the section entitled "Squaring and Square Rooting"
nonlinearities but to use them to perform nonlinear pro-
will show circuit solutions for the synthesis nonlinearities but to use them to perform nonlinear processing tasks. and square rooting operations based on the translinear princi-

structive procedure to interconnect IC primitive components and to assign values to their parameters to realize specified nonlinear relationships among electrical variables. This con- **Linearly Controlled Transconductances** sists of several methodological steps: Table 1 shows that the small-signal *transconductance* of BJTs

-
-
-
-

sistors (BJTs) and metal oxide semiconductor transistors (correspondingly, their gate–source voltages) are connected in technologies $(1-3)$. Considerations related to the fourth step

The nonlinear behaviors exhibited by BJTs and MOSTs may direction. Mathematically, this can be expressed as be classified for design purposes into two groups: *continuous* (exponential functions, power functions, etc.) and *piecewise* (abrupt transitions between conducting and blocked states). These behaviors, and their associated characteristic equations, are outlined in Table 1. It is worth noting that these equations are first-order models and, as such, give only rough

primitive nonlinearities, the circuits used to realize the ele- **Exponentials and Logarithms** mentary nonlinear operations and the nonlinear functions are also classified in two different groups: continuous and These operations can be easily implemented by taking adpiecewise. They are covered separately in the rest of the ar- vantage of the exponential large-signal characteristic of ticle. BJTs (and MOSTs in weak inversion). Focusing on BJTs,

BASIC CONTINUOUS OPERATIONS

Three basic continuous operations exploitable for nonlinear synthesis can be identified, namely: (a) linearly controlled transconductances, (b) exponentials and logarithms, and (c)

Only those realizations based on the intrinsic primitives nonlinearities outlined in Table 1 will be considered, although Integrated circuit (IC) components are intrinsically nonlinear, they can be implemented by other means. For instance, loga-
as are all circuits built by interconnecting them In some anguithmic amplifiers can be realized us as are all circuits built by interconnecting them. In some ap- rithmic amplifiers can be realized using switched-capacitor
plications such as amplification and filtering poplinearities techniques (6) or approximated with p are sought as error sources, and the designer employs design μ MOST source-coupled pairs (11–13). Similarly, squarers can techniques to reduce their influence. In others, such as modu- be easily implemented using multi Nonlinear IC synthesis can be informally defined as a con-
ple (covered in the next section) (14,15) as an illustration of
uctive procedure to interconnect IC primitive components this important technique for function gene

1. Identify the *intrinsic* nonlinearities availables at the IC biased in the forward active region depends linearly on the collector current I_c . A similar dependence is observed for MOSTs biased in the weak inversion r 2. Construct nonlinear basic building blocks to realize *ele-* the transconductance of MOSTs biased in the saturation *mentary* nonlinear operations such as logarithm, expo-
net, squaring, and sign.
 $v_0 = V_0$. These linear dependences are at nent, squaring, and sign.

3. Interconnect these blocks and the primitives themselves the very heart of the *translinear* principle (14,15), which the very heart of the *translinear* principle (14,15), which to realize nonlinear *functions* such as multiplication, di- allows the analysis and synthesis of current-mode circuits vision, and absolute value. \Box able to generate algebraic transformations in an essentially 4. Realize *nonlinear tasks* through the proper interconnec- exact and temperature-insensitive manner. The translinear tion of all the circuit blocks. The state of all the circuit blocks. The circuit blocks of μ is the circuit blocks. Consider a loop of *n* BJTs biased into forward active region This article presents principles and design techniques to (correspondingly, MOSTs operated in forward saturation uncover the first three steps above using bipolar junction tran- der strong inversion) such that their base–emitter junctions $(MOSTs)$ —the basic primitives of most commonly used IC series. Assume that there are equal numbers of transistors technologies $(1-3)$. Considerations related to the fourth step arranged clockwise and counterclockwise. Then are found elsewhere (4–10). (sum) of the collector current densities (square root of the drain current densities) in the clockwise direction is equal to **OUTLINE OF INTRINSIC PRIMITIVE NONLINEARITIES** the product (sum) of the collector current densities (square root of the drain current densities) in the counterclockwise

$$
\begin{aligned}\n\text{BJTs} \qquad & \prod_{\text{CW}} \left(\frac{I_{\text{ck}}}{A_{\text{k}}} \right) = \prod_{\text{CCW}} \left(\frac{I_{\text{ck}}}{A_{\text{k}}} \right) \\
\text{MOSTs} \qquad & \sum_{\text{CW}} \sqrt{\frac{I_{\text{dk}}}{(W/L)_{\text{k}}}} = \sum_{\text{CCW}} \sqrt{\frac{I_{\text{dk}}}{(W/L)_{\text{k}}}}\n\end{aligned} \tag{1}
$$

approximations to actual behaviors. As a consequence, nonlin-
ear circuit designs based on these expressions will only ap-
proximate the intended functionality. Detailed analysis of sec-
ond-order phenomena can be found i

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright © 1999 John Wiley & Sons, Inc.

Table 1. Intrinsic Primitive Nonlinearities

tance *V–I* characteristics.*^a*

 $(V_{\text{be}} > 0, V_{\text{bc}} > 0)$, and the corresponding logarithmic transresis-

 $I_{\rm b} = \frac{I_{\rm c}}{\beta}$

 $\left(U_{\text{be}}\over U_{\text{t}}\right)\left[1+\frac{V_{\text{ce}}}{V_{\text{A}}}\right]$ $\frac{V_{\rm ce}}{V_{\rm A}}$

 $I_{\rm c} = I_{\rm S} \exp \bigg(\frac{V_{\rm be}}{U_{\rm t}}$

Continuous

Square-law characteristic*^b* of MOSTs in the forward saturation region under *strong* inversion.*^c*

Exponential I–V characteristic of BJTs in the *forward active region*

$$
I_{\rm d} = n\beta(V_{\rm p} - V_{\rm s})^2 \left[1 + \frac{V_{\rm d} - V_{\rm p}}{V_{\rm A}}\right], V_{\rm s} < V_{\rm p} < V_{\rm d}
$$

Product characteristic of a MOST operating in the conduction (ohmic) region under *strong* inversion

$$
I_{\rm d} = 2n\beta \left[V_{\rm p} - \frac{1}{2}(V_{\rm d} + V_{\rm s})\right](V_{\rm d} - V_{\rm s}); V_{\rm s}, V_{\rm d} < V_{\rm p}
$$

Exponential characteristic of a MOST operating in the forward saturation region under *weak* inversion.*^d*

$$
\small \boldsymbol{I_d = I_{\text{D}0}\exp\biggl(\frac{V_{\text{p}} - V_{\text{s}}}{U_{\text{t}}}\biggr)\biggl[\,1 + \frac{V_{\text{d}} - V_{\text{p}}}{V_{\text{A}}}\biggr];\boldsymbol{V_{\text{s}}},\boldsymbol{V_{\text{d}}}\!>\!V_{\text{p}}
$$

Small-signal transconductance of a MOST in saturation and strong inversion as a linear function of the gate voltage.

$$
g_{\rm m}=2\sqrt{\frac{\beta I_{\rm d}}{n}}=2\beta(V_{\rm p}-V_{\rm s})
$$

Small-signal self-conductance of a MOST in ohmic region as a linear function of the gate voltage.

 $g_{ds} = 2n\beta(V_p - V_s)$

Piecewise

Negligible output current for $V_{bc} < 4U_t$. Negligible output current for $V_s > V_p + 4U_t$ and $V_d > V_p + 4U_t$.

 ${}^a\,U_\mathrm{t}=kT/q$ is the thermal voltage (26 mV at 300 K); I_S is the collector saturation current (proportional to the emitter–base junction area); V_A is the Early voltage (typically from 50 V to 200 V); and β is the forward base–collector current gain (typical values are between 50 to 200).

^b MOST voltages are referred to the bulk (local substrate) terminal, *B*.

 $c_{\beta} = (W/L)\mu C_{\text{av}}/2$ is the transconductance parameter (usually from 10 $\mu A V^2$ to 50 $\mu A V^2$ for $W = L$); *n* is a slope factor usually smaller than 2, which tends to 1 for large values of V_g ; $V_p = (V_g - V_{T0})/n$ is the pinch-off voltage; V_{T0} is the threshold voltage; and V_A is the equivalent Early voltage (proportional to the transistor length).

 $d_{I_{D0}}$ is the specific current of the transistor (typically from 20 nA to 200 nA for $W = L$), and it is proportional to the transconductance parameter β .

if the base–emitter junction of the transistor is driven by feedback around the opamp. To ensure stability, a frequency a voltage, V_{bc} , the resulting collector current, I_c , is roughly compensation circuit must be added to this feedback loop (5). proportional to an exponential function of V_{bc} . Reciprocally, Another drawback is caused by their dependence on temperaif the transistor is forced to accommodate a given collector ture, through both I_s and U_t (see Table 1). The circuits in Fig. current, I_c , the resulting V_{be} is approximately proportional $1(c,d)$ compensate the former by using common-emitter differto the logarithm of *I_c*. Figure 1(a,b) shows simple logarith- ential pairs instead of single transistors. In this way, the demic [Fig. 1(a)] and exponential [Fig. 1(b)] voltage amplifiers pendence of the amplifiers output voltages with the saturabased on these principles. These circuits exploit the virtual tion currents disappears to a first approximation, as shown in ground of the opamp to obtain $I_i = V_i/R$ [Fig. 1(a)] and

cause of some important nonidealities. For instance, Fig. 1(a) pendent resistor having the same temperature characteristic has a notorious tendency to oscillate because of the nonlinear as U_t (5).

the insets of Fig. 1(c,d). These expressions show that V_0 in both amplifiers still depend on temperature via *U*^t *V*^o - *I*i*R* [Fig. 1(b)]. . This can The circuits of Fig. 1(a,b) are seldom used in practice be- be compensated by implementing R_2 with a temperature-de-

Small-signal transconductance of a BJT in the forward active region as a linear function of the collector current.

$$
g_{\rm m} = \frac{\partial I_{\rm c}}{\partial V_{\rm be}}\bigg|_{\rm Quiescent \, Point} = \frac{I_{\rm c}}{U_{\rm t}}
$$

(**d**)

Figure 1. Logarithmic (a) and exponential (b) amplifiers based on a single *npn* BJT. Logarithmic (c) and exponential (d) amplifiers using matched pairs of *npn* BJTs to cancel out the dependence with the collector saturation current.

These operations can be synthesized by exploiting MOST's
strong inversion saturation region. If two voltages (with identical component; and reciprocally, when a MOST is
trong inversion saturation region. If two voltages (gate and source of a MOST in the saturation region, the drain Figure $2(a-c)$ shows some squaring circuit blocks together current contains a term proportional to the square of the dif-
with their transfer characteristics as

Squaring and Square Rooting Squaring Squaring device, its drain cur- When a MOST is operated as a squaring device, its drain cur-

current contains a term proportional to the square of the dif-
ference of the two voltages. Reciprocally, if the transistor is (MOSTs source terminals are connected to their local subference of the two voltages. Reciprocally, if the transistor is (MOSTs source terminals are connected to their local sub-
forced to accommodate a given drain current I_d (this requires strates). Figure 2(a) uses a single forced to accommodate a given drain current I_d (this requires strates). Figure $2(a)$ uses a single MOST and a voltage buffer application of feedback as occurs at the input stage of MOST to maintain the gate–source volta to maintain the gate–source voltage independent of the curcurrent mirrors), the resulting V_{gs} contains a term roughly rent flowing through the device; this buffer is needed because proportional to the square root of I_d . However, these opera-
the source terminal is a low-impedance node. The buffer can
tions are adversely affected by the nonzero threshold voltage: be implemented using voltage follow be implemented using voltage followers (16), shunt feedback

(**c**)

Figure 2. Squaring and square-rooting circuits based on the large signal characteristic of MOSTs. (a) Squaring circuit using a single MOST with source buffering; (b) squaring circuit based on a CMOS composite pair; (c) squaring circuit using a source degenerated differential pair; (d) nested connection of two MOSTs for squaring or square-rooting operations.

block of Fig. 2(b) avoids the buffering stage by using a CMOS to the latter. Figure 3(a,b) shows two possible realizations of *composite* pair (19). This circuit can be seen as an *n*- or *p*- a MOST translinear current-mode squarer (22). Applying the channel MOST, operating in the saturation region, with the translinear principle [see Eq. (1)] on the loops formed by the parameters $V_{T,\text{eq}}$ and β_{eq} shown in the inset, but with high gate-source paths of transistors M_1-M_4 in the circuits of Fig. impedance gate and source nodes. Finally, Fig. 2(c) uses a 3(a,b), obtains the expression, source degenerated differential pair (20), whose large-signal transconductance characteristic contains a term proportional to the square of the difference of the two gate voltages. In practice, the resistor can be implemented with another MOST

operating in the ohmic region.

Figure 2(d) shows a nested connection of two MOSTs

where I_{di} and β_i represent the drain current and transconduc-

which, depending on the attachment, can perform either as a

square age. However, the internal node of this nested connection cannot be directly loaded but must be sensed or driven through a high-impedance node (21).

As previously stated, another possibility to implement the squaring and square-rooting operations relies on the translin- where the aspect ratios of the transistors are such that β_1 = ear principle. Circuit solutions exist for both the BJT $(14,15)$

amplifiers (17), or opamp-based inverters (18). The squaring and MOST (22) version of this principle, but we will restrict

$$
\sqrt{\frac{I_{d1}}{\beta_1}} + \sqrt{\frac{I_{d3}}{\beta_3}} = \sqrt{\frac{I_{d2}}{\beta_2}} + \sqrt{\frac{I_{d4}}{\beta_4}}
$$
(2)

$$
I_o = I_Q + \frac{I_{\text{in}}^2}{4I_Q} \tag{3}
$$

 $\beta_3 = 2\beta$ and $\beta_2 = \beta_4 = \beta$. Note that the offset term in Eq. (3)

Figure 3. MOST translinear current-mode circuits: (a,b) squarers; (c,d) geometric mean operators.

Schematics similar to those in Fig. 3(a,b) enable to realize the square-rooting operator (or more exactly, the geometric dominated by a rather large time constant τ . [The maximum mean operator). These are shown in Fig. 3(c,d). The synthesis speed capability of Fig. 4(a) is set by the time constant τ_u = strategy is to take I_{d1} and I_{d3} as the input signals $(I_{in1}$ and C_o/g_m . However, the time constant of the one-stge comparator I_{in2} , respectively); I_{d4} and I_{d2} are made equal, and the current I_{d2} + I_{d4} is again considered as the output of the circuit. As- tion speed and increase the gain of the one-stage comparator, suming $\beta_1 = \beta_3 \equiv \beta$ and $\beta_2 =$ istic is obtained: *multistage* amplifiers [Fig. 4(b)], and using positive feedback

$$
I_0 = I_{\rm in1} + I_{\rm in2} + 2\sqrt{I_{\rm in1}I_{\rm in2}}
$$
 (4)

 I_{m1} and I_{in2} . Obviously, if one of the input currents is regarded
constant, such term becomes proportional to the square root
of the other input signal. Once again, the undesired terms in
consider now that th

BASIC PIECEWISE NONLINEAR OPERATIONS

$$
y = \begin{cases} V_{\text{OH}}, \, x > E \\ V_{\text{OL}}, \, x < E \end{cases} \tag{5}
$$

where V_{OL} and V_{OH} are voltage levels associated to the low and
high logical states, respectively. The two mo

stage voltage amplifier. Figure 4(a) shows three possible as (represented at the top of Fig. 6) CMOS implementations of this concept: two are unilateral (reference voltage is set by the transistor threshold voltages); the third is differential (reference voltage set by an external source). Similar implementations can be made with BJTs.

The behavior of one-stage voltage comparators can be approximated to a first-order by the circuit model shown in the where variables *x* and *y* can be in the form of currents or inset of Fig. 4(a). This model captures three nonideal fea- voltages. The relevance of these operators comes from the fact tures: input offset voltage (E_{∞}) , finite dc gain $(A_{\nu} = g_{\nu}/R_{\nu})$, and time constant ($\tau = R_0 C_0$). It models also the amplifier output *EX* time constant ($\tau = R_oC_o$). It models also the amplifier output elementary piecewise linear function, as will be shown in the voltage saturations. Assuming that a small positive voltage section entitled "Derived Piece step $\Delta = x - E$ is applied at $t =$ step $\Delta = x - E$ is applied at $t = 0$, the output voltage evolu-
tion between the blocked and conducting states of either diode

$$
y(t) = (\Delta - E_{\text{os}})A_{\text{v}} \left(1 - e^{-t/\tau}\right)
$$
 (6)

(6) two major drawbacks of this comparator structure can be using feedback to create superdiodes, shown in Fig. 6(b) for identified. On the one hand, the input *sensitivity* (i.e., the the grounded case and Fig. 6(c) for the floating case (exempli-

can be eliminated by inserting another replica of the bias cur- minimum Δ needed for the output to reach the logical levels) rent [dashed sources in Figs. 3(a,b)] at the output node. Valid is limited by the input offset voltage and the finite dc gain; operation range is guaranteed when all transistors operate in the larger E_{os} the larger the Δ needed to obtain a positive the saturation regime, which leads to $|I_{in}| < 2I_0$. output, and the smaller A_v the larger the Δ needed to reach $y = V_{OH}$. On the other hand, the output transient evolution is is reduced by the dc gain (i.e., $\tau = \tau_u/A_o$.) To raise the operatwo nonexclusive strategies can be adopted (23) : using to obtain *regenerative* amplification [Fig. 4(c)]. This latter im-*I* plies synchronous operation. On the other hand, to cancel the comparator offset, *autozeroing* techniques, where the offset is which includes a term proportional to the geometric mean of periodically sensed, stored, and added to the input in such a I_{total} Obviously if one of the input currents is recorded way as to cancel itself, are commonly

resistance is large for low currents (R_s) and small for large currents (R^*_s) . This enables us to combine very low current detection capability with reduced input voltage excursion. Three basic discontinuous nonlinear operations can be identi-
field, namely: (a) comparison, (b) rectification, and (c) con-
concent. The circuit of Fig. 5(b) uses the nonlinear resistor fied, namely: (a) comparison, (b) rectification, and (c) con-
trolled switching.
 $\frac{1}{2}$ formed by transistors M and M. In many practical applica-
trolled switching. formed by transistors M_n and M_p . In many practical applications, a simple CMOS inverter can be used in place of the **Comparison**
A voltage-mode comparator (24), thus leading to very compact
A voltage comparator produces an output binary voltage at to
realizations. An important drawback of Fig. 5(b) is that the A voltage comparator produces an output binary voltage y to realizations. An important drawback of Fig. $5(6)$ is that the α voltage contract behavior is largely dominated by the overlapping codify the polarity of an analog input voltage x with respect
to a reference value E,
to a reference value E,
the voltage amplifier. The circuit in Fig. 5(c) overcomes this drawback by decoupling the input and output nodes of the amplifier (24) .

gh logical states, respectively.
The two most basic rectification operators are the so-called
The simplest way to realize Eq. (5) is employing a *one* positive and negative half-wave rectifiers, which are defined positive and negative half-wave rectifiers, which are defined

$$
y = u_{+}(x) = \begin{cases} x, & x \ge 0 \\ 0, & \text{otherwise} \end{cases} \qquad y = u_{-}(x) = \begin{cases} x, & x \le 0 \\ 0, & \text{otherwise} \end{cases} (7)
$$

that they are basic building blocks for the realization of any section entitled "Derived Piecewise Nonlinear Operations."

tion between the blocked and conducting states of either diode or diode-connected transistors, and leads to implementations t) (6) of Eq. (7) with input and output current [see Fig. 6(a)]. A drawback of these circuits is the current-dependent nonzero A similar equation is found for negative input steps. From Eq. voltage drop in the conducting state. It can be reduced by

(**c**)

Figure 4. Voltage-mode comparators: (a) based on one-stage voltage amplifiers; (b) using multistage amplifiers; (c) via regenerative amplification; (d) with offset cancellation.

Figure 5. (a) Current-mode comparator based on voltage amplification. (b) Current sensing device made of transistors M_n and M_p ; (c) Current steering configu-

fied with a MOST). In both cases, the reduction of the forward The most important limiting factor of using current mir-

fer characteristic of the circuit in Fig. 7(a) can be easily de-
rents I_{01} and I_{02} , assuming m
rived taking into account that the input transistor enters the eration, can be described by rived taking into account that the input transistor enters the cut-off region for values of I_{in} below $-I_{\text{B1}}$, for which the input voltage becomes lower than the threshold voltage V_{Top} . Similar analysis also applies for the circuit in Fig. 7(b). Dashed lines in Fig. 7(a,b) show the transfer characteristics for zero I_{B1} and I_{B2} . In this situation, the breakpoints of the character- for $|I_{in}| \leq 4I_B$. When the input current magnitude exceeds istics are at the origin, and the output current is given by $4I_B$, Eq. (8) no longer $I_{\text{o}} = -mu_{+}(I_{\text{in}})$ for the circuit in Fig. 7(a), and $I_{\text{o}} =$ for the circuit in Fig. 7(b). BJTs can also be used for rectifica- tively switched off. This means that proper rectification oction based on the current mirror concept. curs only for large enough input currents. Another class AB

voltage drop is proportional to the dc gain of the amplifier. rors for rectification is the delay time required to discharge Another building block widely used for current rectification the input capacitance in the transition from cut-off to conducis the current mirror. Figure 7 shows the rectifying character- tion. To improve this, class AB configurations can be used istics of very simple current mirrors using *n*-channel [Fig. (25). The reason is that in class AB circuits there is always a 7(a)] and *p*-channel [Fig. 7(b)] MOSTs with bias-shifting. For low-impedance path for the input current to flow and thus the both cases, we assume that the aspect ratio *W*/*L* of the output voltage at the input node remains limited. Figure 8(a) shows transistor is *m* times larger than that of the input. The trans- an example of a class AB current rectifier. The output cur-
fer characteristic of the circuit in Fig. 7(a) can be easily de-
rents I_{01} and I_{02} , ass

$$
I_{o1} = m \frac{(4I_{\rm B} + I_{\rm in})^2}{16I_{\rm B}} \quad \text{and} \quad I_{o2} = -m \frac{(4I_{\rm B} - I_{\rm in})^2}{16I_{\rm B}} \quad (8)
$$

 $4I_B$, Eq. (8) no longer holds because one of the output mirrors now takes virtually all the current, the other one being effec-

Figure 6. (a) Diode and diode-connected transistors for current rectification; (b,c) super-diodes.

Fig. 5(b). Any positive input current increases the input volt- can be expressed as age, turning the bottom device, M_p , ON. Because both devices share the input voltage, the top device, M_n , becomes OFF. Similarly, the input voltage decreases for negative input currents, so that M_n becomes ON and M_p , OFF. In sum, positive
input currents are drawn to the bottom device, whereas nega-
tive currents are drawn to the top device, thus achieving
nearly perfect rectification. Furthermo

9(c). **Controlled Switching**

Switches, often operated by comparators, are used locally in **DERIVED CONTINUOUS NONLINEAR OPERATIONS** nonlinear circuitry to establish new conditions when a threshold on a given variable has been crossed (27). For instance, Here we include (a) sigmoid transfer characteristics, (b) bellsponse. Signal processing multipliers, covered in the section entitled "Multiplication," represent an application example of the controlled switching operation for nonlinear synthesis.

practice (23). Figure 9(a) is the most simple realization and using universal representation techniques as, for instance,

configuration which avoids this lack of accuracy at low cur- consists of a single MOST with its gate voltage controlling the rents is shown in Fig. 8(b), and it is based on the rectification resistance between its drain and source. As shown in Table 1, properties of the nonlinear feedback current comparator of when the MOST operates in the linear region, this resistance

$$
R_{\rm on} = \frac{1}{2\beta (V_{\rm G} - V_{\rm T0} - nV_{\rm s})} \tag{9}
$$

they may change a gain, reverse a polarity, or initiate a new like transfer characteristics, (c) multiplication, (d) division, (e) mode of operation, thus producing an overall nonlinear re- vector magnitude calculation, (f) normalization, and (g) maxi-
sponse. Signal processing multipliers, covered in the section mum and minimum.

Figure 9 shows three common analog switches used in IC implementation of arbitrary nonlinear functions is possible

Figure 7. Rectifying characteristics of current mirrors using (a) *n*-channel and (b) *p*-channel MOSTs with bias-shifting as basic transconductors.

units realize sigmoidal functions. Figure 10 depicts two sig- elements in the implementation of feedforward neural netmoidal shapes used in practice. Figure 10(a), the hard limiter, works and other massively parallel computation paradigms has an inner piece of large (ideally infinite) slope, whereas for as a result of their low power consumption and high integra-Fig. 10(b), the soft limiter, this slope is smaller and can be tion density (7). used as a fitting parameter. Hard-limiter characteristics can A problem arising with basic differential pairs for function be easily achieved using the comparison operators discussed synthesis is that the tuning of the biasing current implies not in the previous section entitled ''Comparison.'' On the other only a variation on the slope of the sigmoid characteristic but hand, soft-sigmoid characteristics can be easily synthesized also a shift of the saturation levels. Several techniques have by exploiting the global transfer characteristics of basic differ- been proposed to overcome this problem. A first approach conential amplifiers (11,28) or using simple CMOS inverters (10). sists on truncating the output current of the differential pair

urated MOSTs (top expression) and with bipolar transistors the differential pair with adequate rectifying or maximum/ (bottom expression). In the first case, the sigmoid characteris- minimum operators. A second strategy to control the slope of tic exhibits a quadratic dependence with the input voltage the sigmoidal characteristic without affecting the saturation and saturates at $+I_{\rm B}$ and $-I_{\rm B}$. In the second case, identical levels relies on input voltage scaling (13). In this way, if $V_{\rm in}$ is saturation levels hold, but dependence with the input voltage linearly preamplified by a factor *k* at the input of the differenis now exponential. In both cases, transfer function presents tial pair, the slope of the sigmoid becomes $kG_m(I_B)$ and can be a continuous derivative $G_m(I_B)$, which is tunable through the tuned by controlling the voltage gain k. A third approach is biasing current of the differential pair. Circuits in Fig. 11 based on degenerating the source/emitter of the differential have been widely used in neural network implementations pair through a voltage-controlled resistor so that the transand function synthesis hardware. For instance, Fattaruso and conductance of the amplifier turns dependent on the equiva-Meyer (11) use arrays of MOS differential pairs in the satura- lent degenerative resistance (29). A last approach to achieve tion region as analog function synthesizers and propose a bi- continuous and electrically tunable changes in the slope of the asing strategy that allows independence to temperature and sigmoid characteristic uses compound transistors (28). These processing variations. On the other hand, MOS differential compound transistors have the same signal terminals as con-

multilayer perceptrons, for which elementary computational pairs operated in weak inversion have become one of the basic

Here, we will restrict ourselves to the first approach. so that the saturation levels remain always between $+I_B$ and Figure 11 shows the expressions for the large-signal out- $-I_B$ for any value of the transconductance. This truncation put current of a basic differential pair implemented with sat- operation is implemented in the current operation is implemented in the current domain by loading

 $V_{\rm c}$

C

C

Figure 8. Class AB current mirrors with positive and negative rectifying outputs: (a) using a second-generation current conveyor; (b) using a feedback current comparator.

Figure 9. Basic switches: (a) single MOST; (b) complementary MOS; (c) diode bridge.

(**b**)

 $\overline{V_{\rm c}}$

 $V_{\rm c}$

(**a**)

 V_{in}

 $\sum_{\text{O}-\text{O}}$

(**c**)

limiter. are given by a series of α are given by a series of α

ventional transistors in Fig. 11, but their transconductance is controllable through a parameter associated to either a digital

Several bell-shaped functions have been proposed as interpolation operators in the framework of radial basis networks and neuro/fuzzy controllers (9). Among these operators, the

parameter k is used to change the slope of the transconduc-
tance characteristic. In Fig. 13, some of the current compo-
 $\frac{1}{k}$ nents generated by the circuit are also shown. The differential Analog multipliers implementation has long been an imporoutput current of the block I_0 is obtained as the sum of the tant topic in electronic research. Besides their suitability for individual differential output currents of the two source/emit- function synthesis, analog multipliers also find a wide range

ter coupled pairs and is always comprised in $[0, 2I_{\rm B}]$ regardless of the devices replacing the rectangular blocks. The width and center of the bell are given, respectively, by

$$
2\sigma = V_{\delta 2} - V_{\delta 1} \qquad \delta = \frac{V_{\delta 2} + V_{\delta 1}}{2} \tag{10}
$$

which are controlled by the designer. On the other hand, the slope of the bell at the crossover points depends on the transconductance of the differential amplifiers and the gain *k* of the input voltage amplifier. If the rectangular blocks are re-(a) (**b**) placed by MOSTs in the saturation region, the slope at the **Figure 10.** Typical sigmoidal shapes: (a) hard limiter; (b) soft crossover points *S* and the width of the rise or fall edges Δ

$$
S = k\sqrt{\frac{2\beta I_B}{n}} \qquad \Delta = \sqrt{\frac{2nI_B}{\beta k^2}} \tag{11}
$$

word or a control voltage.
 $\text{assuming that the width of the bell is larger than } (2\sigma)_{\text{min}} =$ **2**(nI_B/β)^{1/2}. If the rectangular blocks are replaced by bipolar transistors, *S* and Δ take the form

$$
S = \frac{kI_B}{2U_t} \qquad \Delta = \frac{4U_t}{k} \tag{12}
$$

polynomial and Gaussian basis functions, represented in Fig.

12(a,b), respectively, are the most widely found in the litera-

ture. The electronic realization of these characteristics in-

ture. The electronic realizatio

Figure 11. Differential amplifiers and their associated large-signal characteristics.

Figure 12. Basic interpolation functions: (a) polynomial; (b) Gaussian.

*I*1+

 I_{B}

*I*B 0,0

*I*o–

 V_{δ} 1

δ

 V_{δ} 1

 $I_0 = I_1 + I_2$

 $(I_1 = I_{1+} - I_{1-})$

 $0₀$

In the following sections, we intend to provide a brief over-

$$
V_z = \frac{V_x V_y}{V_\alpha} \tag{13}
$$

Figure 13. Transconductance circuits for bell-shaped function. **Figure 14.** Gaussian function circuit with differential input.

 $V_{\delta 1}$ *V*_{$\delta 2$} ^r ⁿ *V*_{δ 1 0,0 *V*_{δ 2}}

 $-I_{\rm B}$ $\Box I_{\rm B}$

 I_o I_B I_{O^+}

 I_1 I_2

*V*in

k

 I_{1-} I_{1+} I_{2-} I_{2-} I_{2+}

 I_{B}

 V_{in} V_{in} V_{in} V_{in}

0,0

 I_{B}

 $V_{δ2}$

 $I_2 = I_{2+} - I_{2-}$

*I*o–

0,0

 I_{B}

 I_{α}

 $V_δ$ 2

 V_{in} $\qquad \qquad \qquad$ $\qquad \qquad$

 I_{2}

 V_α

Note that the V_r multiplicand can be either positive or negative, but voltage V_y is limited to positive values, since the duty cycle τ/T cannot be negative. Thus, the circuit in Fig. 15(a) realizes two-quadrant multiplication. To extend its operation to four-quadrant multiplication, a bipolar triangular waveform oscillating between $-V_\alpha$ and V_α must be used (this makes a zero V_y input corresponds to a 50% duty cycle), and signal V_x must be sampled in balanced form, as shown in Fig. 15(b). Further details on the performance of pulse-modulation multipliers are discussed in classical texts on analog computation (5). Also in Ref. 6, several configurations using switched capacitor (SC) techniques are reported. In particular, some designs that avoid the use of external waveform references by applying feedback around the voltage comparator are presented.

Figure 16(a) shows an alternative signal processing multiplier based on the transient evolution of linear circuits. For reasons that will become apparent soon, this technique is referred to as *temporal shaping.* Again, voltage-mode operation is assumed. The circuit in Fig. 16(a) uses two linear blocks with normalized unit step response given by $h_1(t)$ and $h_2(t)$. The last is driven by level V_r to obtain

$$
V_t(t) = V_x h_2(t), \ 0 \le t < \tau \tag{14}
$$

where τ denotes the amplitude of the time interval during which the switch *S* remains closed. The other is driven by a reference level V_{α} to render τ given by

$$
\tau = h_1^{-1} \left(\frac{V_y}{V_\alpha}\right) \tag{15}
$$

While switch *S* is closed, the output voltage V_z follows the \bullet signal V_t . At $t = \tau$, that switch opens, and V_z is held to $V_t(\tau)$.

Figure 16. Signal processing multipliers by shaping in time domain.

Thus, assuming both linear blocks are identical and the time case, the linear blocks are selected to fulfill the condition, function invertible, one obtains

$$
V_z = \frac{V_x V_y}{V_\alpha} \tag{16}
$$

in the steady state situation. The simplest implementa-
tion of Fig. 16(a) uses integrators [i.e., $h_j(t) = t$] as linear
form blocks (31). Another possibility uses exponential ramp generators with a normalized unit step response given by $h_j(t) =$ $V_{tj}(t) = \exp(-t/T_j).$ $V_{tj}(t) =$

Interestingly enough, the principle can be extended to the generation of powers of an input signal by higher-order shaping in time domain. This is illustrated in Fig. 16(b). In this for $0 \le t < \tau$, and the time internal during which switches S_i

$$
h_j(t) = h_1^{j-1}(t); \ j = 2, \ \ldots, \ n \tag{17}
$$

where $h_j(\cdot)$ denotes the normalized unit step response of the

$$
V_{tj}(t) = \begin{cases} V_x h_j(t); & j \text{ odd} \\ |V_x| h_j(t); & j \text{ even} \end{cases}
$$
(18)

Figure 17. (a) Core block of a log-antilog multiplier; (b), (c) circuits to elevate to a power.

 $(j = 2, \ldots, n)$ are closed is defined as where

$$
\tau = h_1^{-1} \left(\frac{|V_y|}{V_\alpha} \right) \tag{19}
$$

$$
\frac{V_{zj}}{V_{\alpha}} = \left(\frac{V_x}{V_{\alpha}}\right)^j; \ j = 2, \ \ldots, \ n \tag{20}
$$

There are various alternatives for the design of the linear techniques are reported. Also, in this reference, experimental blocks under the restriction Eq. (17). One of them obtains the results from a four-quadrant multip *j* 1 integrators (31). Another alternative relies on the use of **Multipliers Based on Primitive Components.** The intrinsic time exponentials with scaled time constants, $T_i = T_i/(j-1)$ **Multipliers Based on Primitive Compon** f_1 ¹, f_2 ¹, f_3 ¹, f_1 ¹, f_2 ¹, f_3 ¹, f_1 ¹, f_2 ¹, f_3 ² continuous nonlinearities listed in Table 1 of the primitive for *j* = 2, . . ., *n*. Realizations suitable for integrated circuits

Another type of signal processing multiplier that operates
in the voltage-charge domain has been proposed in Ref. 33.
Its operation principle shares some proporties from the afore-
from those listed in Table 1. mentioned pulse modulation and temporal shaping concepts. **Log–Antilog Multipliers.** The log–antilog class of multi-
mentioned pulse modulation and temporal shaping concepts. **Log–Antilog Multipliers.** The log–antilog clas Instead of controlling the amplitude and duty cycle of a pulse-
train, the multiplier modulates the amplitude σ and decay
transconductances of the BJT and MOST, this last either in time τ of a single-sided exponential current pulse. The inte-
grad charge delivered by such a pulse is proportional to the following basic relationships: product of the peak amplitude and the decay time constant; $\ln(xy) = \ln(x) + \ln(y)$
in other words,

$$
Q_z = \int_0^\infty \sigma \, \exp\left(-\frac{t}{\tau}\right) u(t) \, dt = \tau \sigma \tag{21}
$$

where Q_z is the charge delivered. Thus, if the amplitude of the exponential pulse is made proportional to one multipliother multiplicand, V_y , the integral charge is proportional to *loop* which verifies $V_x \cdot V_y$. An important feature of the multiplier in Ref. 33 is its low device complexity and large modularity, which renders its usage very well suited for the implementation of neural network paradigms.

$$
z(t) = z_0 + \int_{x_0}^{x(t)} \frac{y(t)}{\alpha(t)} d[x(t)]
$$
 (22)

where $x(t)$, $y(t)$, $\alpha(t) > 0$, and $z(t)$ are time-dependent signals and x_0 and z_0 denote initial values at $t = 0$. Proper usage of generalized integrators allows the synthesis of any nonlinear multivariate function $z = f(v_1, v_2, \ldots, v_n)$, including multiplication (6). The method simply consists of expressing the function (assumed real and analytic) as a closed set of ordinary differential equations. These equations can be easily obtained by successively differentiating $f(\cdot)$ as follows:

$$
dz = \sum_{i=1}^{N} z_i dv_i \quad dz_i = \sum_{j=1}^{N} z_{ij} dv_j \quad dz_{ij} = \sum_{k=1}^{N} z_{ijk} dv_k \quad \dots \tag{23}
$$

(19)
$$
z_i = \frac{\partial f}{\partial v_i} \quad z_{ij} = \frac{\partial^2 f}{\partial v_i \partial v_j} \quad z_{ijk} = \frac{\partial^3 f}{\partial v_i \partial v_j \partial v_k} \quad \dots \quad (24)
$$

Combining the last three equations, the steady state value of Because the terms on the right-hand side of the equations in Eq. (23) have the same functional form as the integrand in Eq. (23), function $f(\cdot)$ can be implemented as a network of layered generalized integrators. In Ref. 6, different approaches for the design of generalized integrators using SC

of these time-function generators can be found in Refs. 6 components display several mechanisms that are exploitable
and 32.
Another time of signal processing multiplier that operators in the following sections, we will

$$
\ln(xy) = \ln(x) + \ln(y)
$$

exp[ln(xy)] = xy (25)

which can be realized as shown in Fig. $17(a)$ for the bipolar case (5). This circuit operates on positive terminal currents (one-quadrant multiplication) to obtain $I_0 = (I_1I_2)/I_3$, which the exponential pulse is made proportional to one multipli- can be understood from translinear circuit principles, by not-
cand, V_x , and the decaying time constant is modulated by the ing that the four base-to-emitter v ing that the four base-to-emitter voltages define a *translinear*

$$
\ln\left(\frac{I_1}{I_s}\right) + \ln\left(\frac{I_2}{I_s}\right) = \ln\left(\frac{I_3}{I_s}\right) + \ln\left(\frac{I_0}{I_s}\right) \tag{26}
$$

Other signal processing multipliers are based on the opera- The same circuit can be made to operate in four-quadrant tion of the generalized integrator, which is an electronic cir- mode, though restricted to currents larger than $-I_B$, by drivcuit capable of integration with respect to a dependent vari- ing each terminal with a bias current source of value I_B . Note able. In the most general case, its functionality is described that the circuit of Fig. 17(a) operates in current-mode. Voltby the integral age-to-current transformation can be achieved using linear resistors and exploiting the virtual ground property of operational amplifiers. Applying this transformation, the circuit of

Figure 18. Conceptual block diagram of the quarter-square multiplier.

Figure 19. Quarter-square multipliers.

Fig. 17(a) can be understood as the connection of three loga- garding the squarers in Figs. 2(a–c), it must be noted that

$$
\frac{I_y}{I_\alpha} = \left(\frac{I_x}{I_\alpha}\right)^k\tag{27}
$$

Square-Law Multipliers. A second class of multiplying struc- tions on the right-hand side of the block diagram in Fig. 18. tures is based on the quadratic large-signal law governing Technical literature contains several examples meeting the
MOSTs in strong inversion and saturation. Most of the multi-general architecture of Fig. 19. Examples ar MOSTs in strong inversion and saturation. Most of the multi- general architecture of Fig. 19. Examples are in Refs. 16–18
pliers exploiting this quadratic law use the quarter-square and 35. In all cases, the valid operatio pliers exploiting this quadratic law use the *quarter-square* and 35. In all cases, the valid operation range of the multiplited-
technique which is derived from the following relationship. ers is dictated by the need to k technique, which is derived from the following relationship:

$$
z = \frac{1}{4} [(x+y)^2 - (x-y)^2] = xy
$$
 (28)

The block diagram associated with this algebraic identity is conceptually shown in Fig. 18. As can be seen, multiplication is performed in three steps. First, the sum and differences of the two input signals are formed. Then, these variables are squared. Finally, the difference of the squared values is obtained and scaled to get the desired result.

Any of the squaring blocks of Figs. $2(a-c)$ and 3 can be used to implement the concept of Fig. 18. Quarter-square multipliers based on the current mode squarers of Fig. 3 can be synthesized in a straightforward manner, by exploiting the Kirchhoff 's current law (KCL) to obtain the sums and differences of the signals. Examples can be found in Ref. 22. Re- **Figure 20.** Concept of the variable transconductance multiplier.

rithmic amplifiers like that in Fig. 1(a) (those comprising their associated output currents contain other undesired transistors Q_1 , Q_2 , and Q_3), and one exponential amplifier like terms, together with the difference-squared component, that in Fig. 1(b) (comprising transistor *Q*4). Extension of this which must be cancelled out in order to apply the quartercircuit structure to generate arbitrary powers is discussed in square technique. This can be done using *cross-coupled* topol-Ref. 15. Figure 17(b) uses similar techniques by introducing ogies and *fully balanced* input voltages, as shown schematiscaling factors in the translinear loop (34). If the resistor val- cally in Fig. 19. In this figure, the black boxes are symbols for ues are low enough to neglect the voltage drop caused by the the squarers of Figs. $2(a-c)$, and the output currents I_{o1} and base current of transistor Q_2 in the three configurations, and $I_{\alpha 2}$ of the corresponding multipliers are indicated in the all the transistors are identical, the functionality of the cir- attached table. Note that these currents are also balanced. cuits results in They can be subsequently transformed into an output voltage by applying a symmetric resistive load to the multiplier block or into a single-ended output current I_0 (see the fourth column of the table in Fig. 19) by using current mirrors. These transformations realize, indeed, the difference and scaling opera-

squaring blocks properly biased in the saturation region. For

instance, if the squarer of Fig. $2(a)$ is used, it can be shown and, similarly, for the nonseparable tuning circuitry that the multiplier input voltages must verify $|V_x| + |V_y|$ *IV*_T, and similarly, for the squarer of Fig. 2(b), the operation range reads $|V_x| + |V_y| > 2V_{\text{T,eq}}$. In applications where this operation range must be further extended, active attenuators or Observe that in both cases, I_0 is proportional to the product of

technique to realize the four-quadrant multiplication function worth noting that, for separable tuning circuits, the block in exploits the possibility of tuning the gain of differential-input Fig. 20 can be seen as a cross transconductors through an electrical variable (current or two-quadrant multipliers because $g(\cdot)$ is positive definite, voltage). Although this feature is exhibited also by single- and the sign of the output current is uniquely determined by ended transconductors, most practical realizations use differ- the differential voltage V_1 .
ential-input blocks to reduce offset problems and enhance lin- Figure 21(a) shows an e earity (2). Figure 20 shows the general concept of the variable variable transconductance multiplier where variables T_1 and transconductance multipliers. It consists of two identical T_2 are in the form of currents (a similar bipolar counterpart cross-coupled transconductor cells, driven by the input sig- can be found in Ref. 2). If the input signal V_1 is small as com-

$$
I_{m1} = I_{1+} - I_{1-} = G_{m1}(V_{1A} - V_{1B})
$$

\n
$$
I_{m2} = I_{2+} - I_{2-} = G_{m2}(V_{1A} - V_{1B})
$$
\n(29)

and a tuning circuit, controlled by the voltages V_{2A} and V_{2B} , which defines the transconductance gains G_{mj} ($j = 1, 2$) in Eq. (29) through the associated variables T_i . Usually, the transconductance gains G_{mj} takes the form,

$$
G_{\rm m} = k_{\rm m}g(T_j) \tag{30}
$$

where k_m is a scaling factor; and $g(\cdot)$ is a real positive-definite, positive-valued invertible function whose argument is the tuning variable T_i . Thus, for multiplication purposes, the tuning circuitry must provide either of the two following output signal pairs:

$$
T_1 = g^{-1}[k_g(V_B + V_{2A})]
$$

\n
$$
T_2 = g^{-1}[k_g(V_B + V_{2B})]
$$
\n(31)

or

$$
T_1 = g^{-1}[k_g(V_B + V_{2A} - V_{2B})]
$$

\n
$$
T_2 = g^{-1}[k_g(V_B + V_{2B} - V_{2A})]
$$
\n(32)

where $g^{-1}(\cdot)$ is the (positive definite) inverse function of $g(\cdot)$; k_{g} is another scaling factor; and V_{B} is a bias voltage that can be implicitly contained in the common-mode value of V_{2A} and V_{2B} . Taking into account the role of control signals V_{2A} and V_{2B} in the argument of the function $g^{-1}(\cdot)$, the tuning circuitry defined by Eq. (31) will be referred to as *separable,* whereas that described by Eq. (32), as *nonseparable.* These mathematical definitions have a direct physical counterpart, since separable tuning circuits, contrary to the nonseparable ones, are built in practice using separate blocks.

For the separable tuning circuit, substituting Eq. (31) into Eq. (30), and considering the characteristics in Eq. (29), the differential output current of the block in Fig. 20, takes the form

$$
I_{\rm o}=I_{\rm o1}-I_{\rm o2}=I_{\rm m1}-I_{\rm m2}=k_{\rm m}k_{\rm g}(V_{\rm 1A}-V_{\rm 1B})(V_{\rm 2A}-V_{\rm 2B})\eqno(33)
$$

$$
I_{\rm o}=I_{\rm o1}-I_{\rm o2}=I_{\rm m1}-I_{\rm m2}=2k_{\rm m}k_{\rm g}(V_{\rm 1A}-V_{\rm 1B})(V_{\rm 2A}-V_{\rm 2B})~~(34)
$$

level shifters can be used. the differential input voltages $V_1 = V_{1\text{A}} - V_{1\text{B}}$ and $V_2 = V_{2\text{A}} -$ *Transconductance Multipliers.* A direct, straightforward *V*_{2B}, thus leading to four-quadrant multiplication. Also, it is Fig. 20 can be seen as a cross-coupled connection of a pair of

Figure 21(a) shows an example of MOST separable tuning nals $V_{1\text{A}}$ and $V_{1\text{B}}$, such that pared to $\sqrt{n_1T_1/\beta_1}$ and $\sqrt{n_1T_2/\beta_1}$, then the differential output currents I_{mj} ($j = 1, 2$) of the cross-coupled differential pairs

Figure 21. (a) MOS separable tuning variable transconductance multiplier; (b) bipolar nonseparable tuning variable transconductance multiplier. *I*^o = *I*o1 − *I*o2 = *I*m1 − *I*m2 = *k*m*k*g(*V*1A − *V*1B)(*V*2A − *V*2B) (33)

$$
(\mathbf{a})
$$

Figure 22. Four-quadrant multiplier cores using MOS transistors in the ohmic region. (a) Basic differential architecture; (b) cross-coupled quad configuration.

$$
I_{\rm m} = I_{j+} - I_{j-} = \sqrt{\frac{2\beta_1 T_j}{n_1}} \left(V_{1\rm A} - V_{1\rm B} \right) \tag{35}
$$

Comparing Eqs. (30) and (35), it is clear that function $g(\cdot)$ is the square root operator. As was previously shown, its inverse function (i.e., the squaring operator) can be implemented by

$$
T_1 = \frac{\beta_2}{n_2} (V_{2A} - V_{SS} - V_{T_0})^2
$$

\n
$$
T_2 = \frac{\beta_2}{n_2} (V_{2B} - V_{SS} - V_{T_0})^2
$$
\n(36)

which when compared to Eq. (31), gives $V_B = -(V_{SS} + V_{T_0})$ and $k_{g} = \sqrt{\beta_{2}/n_{2}}$. Therefore, taking into account Eq. (33), the A major drawback of the circuits in Fig. 21 is the rather

$$
I_{\rm o} = I_{\rm m1} - I_{\rm m2} = \sqrt{2 \frac{\beta_{1} \beta_{2}}{n_{1} n_{2}}} (V_{1\rm A} - V_{1\rm B}) (V_{2\rm A} - V_{2\rm B})
$$
(37)

ing a nonseparable tuning circuit (indicated by the shaded nal swing capabilities (39). Most often, a predistortion nonlinareas). This multiplier architecture is commonly known as earity in series with the input signals are used in order to *Gilbert cell* or *Gilbert multiplier core* (15). Observe that the achieve an ideal four-quadrant multiplier. This is, for intuning mechanism is provided by a third differential pair stance, the approach followed in the classical Gilbert multi-

can be approximated as with a constant bias current. Assuming that the differential output currents of the emitter-coupled pairs in Fig. 21(b) are defined as shown in Fig. 11, the output current of the multi*plier core reads as (2)*

$$
I_{\rm o} = I_{\rm B} \tanh\left(\frac{V_{1\rm A} - V_{1\rm B}}{2U_{\rm t}}\right) \tanh\left(\frac{V_{2\rm A} - V_{2\rm B}}{2U_{\rm t}}\right) \tag{38}
$$

simply exploiting the quadratic law of MOSTs in the satura-
tion region. Consequently, the tuning circuit may consist of the input signals V_1 and V_2 are small as compared to $2U_t$.
two voltage driven MOSTs as shown using MOST operated in the weak inversion region (7), and using compatible lateral bipolar transistors (36). An inconvenience of the Gilbert cell, particularly stressing in the MOST version, is the high supply voltage requirements to bias the stacked differential pairs, which render the structure poorly suited for low-voltage applications. This can be solved by using folded circuits (37).

differential output current of the multiplier is given by small multiplication range. This makes the circuits only suitable for low-resolution applications as in artificial neural networks (38). In order to improve the linearity performance, several strategies have been proposed, usually employing Gilbert cells. One technique consists of using differential active Figure 21(b) shows a bipolar transconductance multiplier us- attenuators at the input of the multiplier core to increase sig-

cept; (b) with voltage multiplier and opamp; (c) with transconduc- the currents flowing through the transistors. The most simple

plier (2), where a bipolar Gilbert cell is linearized by using \tanh^{-1} type predistortion. Application of this approach to MOST Gilbert cells can be found in Ref. 40. A third technique to increase the multiplier linearity consists on using linearized transconductors instead of basic differential pairs. For instance, in Ref. 37 the upper differential pairs of a MOST Gilbert cell have been replaced with adaptively biased MOST saturated transconductors. The proposals in Refs. 19 and 41 substitute all the three differential pairs of a MOST Gilbert cell with source-coupled linearized stages. Finally, the separable MOST transconductance multiplier of Fig. 21(a) can be improved by replacing the basic differential pairs with voltage-biased common-source differential pairs so that the difference between their respective tail voltages is proportional to V_2 (42).

Ohmic Region Multipliers. A fourth class of analog multipliers exploits the large-signal transfer characteristic of MOST in the ohmic region, which contains a term proportional to the product of the gate voltage and the drain-to-source voltage drop. As usual, remaining terms can be cancelled out by using differential structures.

The most simple triode multiplier capable of four-quadrant operation consists of two matched MOSTs with identical drain-to-source potential and driven by fully balanced gate voltages. The circuit is shown in Fig. 22(a). One of the multiplicands (that controlling the drain-to-source voltage drop) is single-ended, while the other (controlling the gate voltages) is differential. Taking into account Table 1 and assuming $V_{\rm s1}$ = *V*s2, the differential output current of the cell results in

$$
I_0 = I_{01} - I_{02} = 2\beta_1 V_x V_y \tag{39}
$$

thus achieving linear multiplication. The valid operation range is indicated in the inset of Fig. 22(a). Practical usage of (c) this circuit requires some extra circuitry to properly define Figure 23. Division operator using a feedback multiplier: (a) con-
the voltages at the source and drain terminals, regardless of tance multiplier and amplifier. \blacksquare alternative is by using low output impedance unity-gain buffers at the drain terminals of transistors M_{1A} and M_{1B} , as well as, at the source nodes. This is, for instance, the approach followed in Ref. 43 where the voltage follower action of the buffers is enhanced using local feedback. To keep the drain

Figure 24. CMOS self-biased Euclidean distance circuit.

(**a**)

Figure 25. Current-mode normalization circuits: (a) feedback concept; (b) BJT; (c) CMOS.

terminals equipotential, corresponding buffers must be driven strongly depends on the availability of low-impedance loading

the magnitude of the differential output current given by Eq. 48 and 49. Another possibility is to exploit the virtual ground (39) will generally be small as compared to the individual cur- property of operational amplifiers, as proposed in Refs. 45 and rent values of I_{01} and I_{02} . As a consequence, the processing 50. Interestingly enough, the circuit in Ref. 50 is able to percircuitry driven by the multiplier (either a subtraction stage form several algebraic operations (multiplication, division, or a common-mode cancellation structure) will suffer from ap- square rooting, and voltage amplification) without the use of preciable errors, the larger as the common-mode to differen- any external dedicated circuitry. tial mode output current ratio increases. An alternative triode multiplier, for which the magnitude of the differential signal **Division** components are comparable to their common-mode value, is shown in Fig. 22(b) (45–47). This multiplier can be seen as a
cross-coupled connection of two circuits like those in Fig.
22(a), but with fully balanced drain-to-source voltage drops.
Assuming $V = V$, the differential outp Assuming $V_{s1} = V_{s2}$, the differential output current of the mul-

$$
I_0 = I_{01} - I_{02} = 2\beta_1 V_x V_y \tag{40}
$$

the accuracy of the fully differential multiplier in Fig. 22(b) of the divider.

by the same voltage. Another approach to obtain a virtual stages to sink the output currents of the triode transistors. A short between the drain terminals exploits the virtual ground common strategy consists on using cascade devices with very between the input nodes of voltage-mode opamps (44). large transconductance on top of the ohmic transistors. Some A main disadvantage of the multiplier in Fig. 22(a) is that circuit solutions following this approach can be found in Refs.

V a third variable, which acts as the dividend. This occurs, for tiplier in Fig. 22(b) is given by instance, in the signal processing multipliers of Figs. 15 and *I*₆, which can be employed for division by making the reference level V_{α} variable, or in the log-antilog multiplier of Fig. with the valid operation range indicated in the figure. Again, $17(a)$, by making the current I_3 to represent the denominator

In cases where there is no explicit electrical variable to be used as dividend, analog division can still be realized by applying feedback around a multiplier—a similar strategy to that applied for the obtention of the logarithmic and square rooting operators. The concept is illustrated in Fig. 23(a); the multiplier obtains $E = (ZY)/\alpha$, and, for $A \to \infty$, the feedback forces $X = E$. Thus, if $Y \neq 0$, the circuit obtains $Z = \alpha(X/Y)$. This concept of division is applicable regardless of the physical nature of the variables involved. In the special case where *E* and *X* are current and *Z* is a voltage, the division can be accomplished using KCL to yield $X = E$. Figure 23(b) shows a circuit for the case where the multiplication is in voltage domain, and Fig. 23(c) is for the case where multiplication is performed in transconductance domain. The transconductance gain for input *Z* of this latter case must be negative to guarantee stability (51).

Collective Computation Circuitry

Radial basis functions and fuzzy inference require multidimensional operators to calculate radial distances in the case of radial basis functions and to normalize vectors and calculate T-norms in the case of fuzzy inference. These operators can be expressed as the interconnection of the nonlinear blocks discussed previously or realized in simpler manner through dedicated collective computation circuitry. Most of these circuits operate intrinsically in current domain and are worth mentioning because their simplicity and relevance for parallel information processing systems.

Vector Magnitude. Figure 24 (52) shows a CMOS circuit to **b**) **compute the magnitude. r** igure 24 (52) shows a CMOS circuit to compute the magnitude of an *N*-dimensional vector with current components I_k , which is based on the translinear current **Figure 26.** Concept for (a) maximum operator and (b) current-mode squarer of Fig. 3(b). The configuration of transistors M_2 , M_4 , realization. and M_5 of Fig. 3(b) is repeated N times with the N input currents to produce the total current $I_{\rm so}$

$$
I_{\text{sq}} = NI_{\text{q}} + \frac{1}{4I_{\text{q}}} \sum_{k=1,N} I_k^2 \tag{41}
$$

This current is used to self-bias the structure of Fig. 24 by Figure 25(a) illustrates the concept. Every x_k , $1 \le k \le N$, is imposing, through the weighted p-channel current mirrors: controlled by the error signal, e, at

$$
I_{\rm q} = \frac{I_{\rm o}}{2} = \frac{I_{\rm sq}}{N+1} \tag{42}
$$

which yields, by introducing Eq. (41),

$$
I_o = \sqrt{\sum_{k=1,N} I_k^2} \tag{43}
$$

If the current I_k at each terminal is shifted through a bias current of value δ_k , the circuit serves to compute the Euclidean distance between the vector of input currents and the vector δ .

Normalization Operation. The normalization circuit operation can be summarized by the following two expressions:

$$
x_k^* = F(\pmb{x}), \quad x_k^* = \kappa x_k \tag{44}
$$

$$
|\mathbf{x}^*| = \sum_{k=1,N} x_k^* = E \tag{45}
$$

where $F(\cdot)$ is an increasing monotonic function of x_k , for $1 \leq$ $k \leq N$; *E* is a reference level; and κ is a scale factor. An elegant strategy to achieve Eqs. (44) and (45) uses feedback to maintain constant the sum of components of vector x^* (53).

Figure 27. Generic full-wave rectifier. Positive and negative absolute value functions can be implemented as shown in the inset.

(**a**)

 $u_+(\cdot)$ u _–(\cdot) u [–](•) $u_+(\cdot)$ + \overleftarrow{y}_{+} + – + + *k* – + \sum $|v_2| - |v_1|$ \longrightarrow \sum Σ Σ *y* δ $\overline{v_1}$ *x* $|v_2| - |v_1|$ (**c**) $|v_2|$

(**d**)

Figure 28. (a)–(d) PWL soft-sigmoid function realizations.

ble, feedback forces the differential amplifier input to zero, CMOS (28) case, respectively, which normalize an input curand consequently $\sum x_k^*(e^*)$ = value of the differential amplifier output. Unfortunately, the better transient response than the previous proposal. Their

output. If the open-loop gain is large enough and the loop sta-
Figure $25(b,c)$ show circuit solutions, for the BJT (15) and rent vector, *I*, without explicit feedback, and hence yield much transient response of this normalization scheme is rather operation is based on the translinear principle. Let us con-
poor—a negative consequence of feedback. scheme is rather the BJT case. Assuming that all transistors a sider the BJT case. Assuming that all transistors are identi-

Figure 29. PWL soft-sigmoid function realizations based on (a) full-wave rectifiers;

cal, the voltage drop between the common emitter nodes A with, and B verifies

$$
V_{\rm A} - V_{\rm B} = kT \ln \left[\frac{I_k^*}{I_s} \right] - kT \ln \left[\frac{I_k}{I_s} \right] = kT \ln \left[\frac{I_k^*}{I_k} \right] \tag{46}
$$

for $1 \leq k \leq N$. Since this voltage drop is the same for all transistor pairs, Eq. (44) is met. Simultaneously, KCL forces the sum of all the output vector components to be equal to the Note that Eq. (45) is always fulfilled because $|I^*| = I_B$; how-
bias current I_B (ignoring base currents), and thus we have

$$
I_k^* = \frac{I_k}{\sum_{j=1,N} I_j} \tag{47}
$$

$$
V_{\rm A} - V_{\rm B} = \sqrt{\frac{I_k^*}{\beta_{\rm t}}} - \sqrt{\frac{I_k}{\beta_{\rm b}}} \tag{48}
$$

$$
I_{h}^{*} = \frac{\beta_{\rm t}}{\beta_{\rm b}} I_{h} \left[1 + \sqrt{\frac{\beta_{\rm b}}{I_{h}}} (V_{\rm A} - V_{\rm B}) \right]^{2} \tag{49}
$$

Summing for all k , as in Eq. (45), and after some algebra, the state equation (4): following expression is obtained for $F(\cdot)$:

$$
I_k^* = F(\mathbf{I}) = \frac{\beta_{\rm t}}{\beta_{\rm b}} I_k \left[1 + \frac{\eta(\mathbf{I})}{\sqrt{I_k}} \right]^2 \tag{50}
$$

$$
\eta(\boldsymbol{I}) = \frac{\sum_{k=1,N} \sqrt{I_k}}{N} \left[\sqrt{1 + \frac{N \left[\frac{\beta_b}{\beta_t} I_B - \sum_{k=1,N} I_k \right]}{\left[\sum_{k=1,N} \sqrt{I_k} \right]^2} - 1 \right] \tag{51}
$$

IB ever, Eq. (44) is only verified if the quotient $\eta(I)/\sqrt{I_k}$ in Eq. (50) is the same for all *k*. This occurs only if the input currents are already normalized; we have $\sum I_k = (\beta_{\text{b}}/\beta_{\text{t}})I_{\text{B}}$ and then $\eta(I) = 0$. Otherwise, depending on how $\sum I_k$ differs from $(\beta_{b}/\beta_{t})I_{B}$, the proportionality constant κ becomes more and which is the intended operation. For the MOST circuit of Fig. more *k*-dependent and deviations from Eq. (44) increase. Nev-25(c), the translinear principle gives ertheless, proper design obtains quasilinear transformation of I_k into I_k^* , which can be tolerated in most neurofuzzy systems, where nonlinearities are corrected through adaptation.

Minimum and Maximum Operators. The calculation of the minimum of an input vector *x* is functionally equivalent to which yields obtaining the complement of the maximum of the complements of its components. Thus, only maximum operators will be considered hereafter. Figure 26(a) illustrates a classical approach used in analog computation to calculate the maxi- *^I*[∗] mum of an input vector *x*. It is based on the following steady

$$
-y + \sum_{k=1,N} u_{-}[A(x_k - y)] = 0
$$
 (52)

where *A* is large and function u ₍ \cdot) is defined in Eq. (5). This concept can be realized in practice using operational transof these have voltage input and output. An alternative ditional circuitry if x is in current form. This can be solved by maximum/propagate concept realizes the following equation: using the circuit of Fig. 28(c) which uses nested rectifications.

$$
-y + \sum_{k=1,N} x_k u_o(x_k - y) = 0
$$
 (53)

which can be easily implemented in the current domain by plementations particularly using current-mode techniques. using current comparators (28). Unfortunately, both ap- Other signal limiter realizations employ building blocks proaches exhibit a rather slow transient response as a conse- other than the basic rectifier circuits defined in Eq. (7). Some

speed, is shown conceptually in Fig. 26(b). It is based on the two shifted odd-symmetric full-wave rectifiers. According to the characteristics of MOSTs operating in ohmic region; in Fig. 29(a), the slope of the central piece of the sigmoid is given particular, the possibility to reduce its current density by driving it with small drain-to-source voltages. The operation maximum and minimum operators described in the previous of the circuit is as follows. First, note that all transistors section. M_{bk} , for $k = 1, \ldots, N$, have the same gate-to-source voltage

$$
V_{\rm gs} = V_{\rm To} + \sqrt{\frac{nI_{k,\rm max}}{\beta_{\rm b}}} \tag{54}
$$

where β_b is the transconductance factor of transistors M_{bk} . All bottom transistors are driven by this common voltage to draw the maximum current $I_{k,\text{max}}$, while the externally applied current may be smaller than $I_{k,\text{max}}$. Thus, the gate of each top transistor, M_{tk} , becomes an error-sensitive node that detects differences between corresponding external current and the maximum current. If $I_k < I_{k,\text{max}}$, the error current $I_k - I_{k,\text{max}}$ is integrated in the gate-to-source capacitor of transistor M_{tk} , the corresponding voltage drop decreases and consequently, the drain-to-source voltage of the associated bottom transistor M_{hk} decreases until the transistor enters in ohmic region and the error current becomes null.

DERIVED PIECEWISE NONLINEAR OPERATIONS

As previously stated, the rectifier blocks devised in the section entitled "Rectification" can serve as basic building blocks for the realization of many elementary piecewise linear functions. Synthesis strategies for the implementation of the most common PWL nonlinearities (absolute value, saturation, basis functions, etc.) are detailed in the following.

Regarding the absolute value function, Fig. 27 shows a general realization that allows one to control the slopes of the characteristic, as well as, the position along the *x* axis. If an offset value along the *y* axis is also required, a constant contribution must be added to the rightmost summer. This kind of circuit is commonly known as a full-wave rectifier. Figure 28 shows some implementations of the PWL soft-sigmoid function represented in Fig. 28(a). These circuits are also known as signal limiters. The circuit in Fig. 28(b) is built upon the characteristic decomposition shown at the right of (**c**) the figure, based on the extension operator formulation. An inconvenience of this architecture is the need for input signal **Figure 30.** Linear basis functions.

conductance amplifiers (OTAs) or opamps, and diodes. Both replication to drive the half-wave rectifiers, which require ad-Observe that the circuit achieves the intended functionality with a minimum number of block elements and, in this sense, it can be regarded as canonical. The circuit in Fig. 28(d) is also based on nested rectifications, but it is not canonical. where $u_0(\cdot)$ is the threshold operator (Heaviside function), Anyway, because its symmetry, it leads to very modular im-

quence of the feedback mechanism used. examples are shown in Fig. 29. That in Fig. 29(a) obtains the Another solution, which avoids this lack of operation PWL soft-sigmoid function by adding the output signals of winner-take-all circuit of Lazzaro et al. (28,54) and exploits Fig. 28(a) and the characteristic decomposition at the right of by $k = k_1 + k_2$. The circuit of Fig. 29(b) are based on the

Figure 30(b,c) shows two simple block diagrams, based on V_{∞} , which is also shared by the output transistor M_{∞} . The the full-wave rectifiers devised in Fig. 27, for the Hermite linsteady state value of this voltage is set by the largest input ear basis functions represented in Fig. 30(a). In both cases, current *I_{k,max}* as the desired characteristic is obtained by shifting the full-wave rectification map along the *y* axis by an amount equal to the

δ

(**a**)

Figure 31. Trapezoidal membership functions.

height of the basis function and then rectifying in the proper Alternative realizations of the trapezoidal membership

$$
y = -u_{-}[k_{2}u_{+}(x-\delta_{3})-k_{1}u_{-}(x-\delta_{2})-v] \qquad \quad \ \ (55)
$$

31(a). The mum and/or minimum operators.

direction to obtain the triangular input–output represen- functions are shown in Fig. 32. That in Fig. 32(a) is similar tation. to the architectures used for linear basis functions but with Finally, Fig. 31 shows some implementations of trapezoi- an additional nested rectification. Of course, a dual impledal membership functions based on half-wave rectifiers. The mentation starting from a negative full-wave rectifier is also circuit in Fig. 31(a) is a direct realization of the characteristic possible. The circuit in Fig. 32(b) obtains the trapezoidal funcdecomposition in extension operators. A more simple circuit tion by adding the outputs of two PWL soft-sigmoid blocks can be obtained by nested rectifications. Figure 31(b) shows with central slopes of opposite signs. Finally, the implementaan example based on the expression tion in Fig. 32(c) is a combination of two shifted Hermite linear basis functions with identical height, in order to obtain a *flat response between the breakpoints* δ_2 *and* δ_3 *. Other real*izations of trapezoidal functions consist of combinations of which allows saving functional blocks as compared to Fig. sigmoid characteristics or linear basis functions with maxi-

Figure 32. Alternative trapezoidal membership function implementations.

strategy for PWL functions, Fig. 33 shows an extensive cata- tive according if the binary control signal *s* is in the high or log of circuit solutions (24) based on the current feedback low state. comparators, which are represented as square boxes. They Figure 33(a) shows the construction of the positive concave have three terminals corresponding to the input and drain and convex extension operators and Fig. 33(b), the realization nodes of the comparator and, in some cases, a fourth terminal of the positive full-wave rectification function. In both cases, represent tunable current amplifiers with gain $k > 0$, where

As an example of application of the preceding synthesis the flow of the output current can be made positive or nega-

for the binary signal V_s . On the other hand, triangular blocks negative functions can be easily obtained by driving the cur-
represent tunable current amplifiers with gain $k > 0$, where rent amplifiers with complemented

(**a**)

(**c**)

(**b**)

Figure 33. Block diagrams for (a) concave and convex extension operators; (b) full-wave rectification; (c) Hermite linear basis function. Block diagrams for (d) dead-zone nonlinearity; (e) soft limiter function; (f) discontinuous function; and (g) trapezoidal function. (Figure continues on next page.)

that the central current comparator provides the binary sig- slopes of the characteristic. nal that determines the sign of the current amplifiers and the Figure 33(e) shows the implementation of a soft limiter output branch through which I_0 flows.
characteristic, which comprises three current comparators

Figure 33(c) shows the block diagram for a linear basis Figure 33(d) shows a realization for the dead-zone nonlinefunction formed by three current comparators, two current arity. In this case, binary signals to the current amplifiers amplifiers, and four analog switches in the output stage. Note are externally supplied, resulting in a complete control on the

characteristic, which comprises three current comparators

block diagram of Fig. 28(d), the only difference being that cur-
 Instrum. Meas., **IM-42**: 75–77, 1993.
 Instrum. Meas., **IM-42**: 75–77, 1993. rent amplification is performed at the backend of the circuit. *Instrum. Meas.*, **IM-42**: 75–77, 1993.
Relevant features of the circuit are its low area consumption 19. E. Seevinck and R. F. Wassenar, A versatile CMOS line Relevant features of the circuit are its low area consumption 19. E. Seevinck and R. F. Wassenar, A versatile CMOS linear
(bear in mind that current comparators may consiste of just transconductor/square-law function circu (bear in mind that current comparators may consists of just transconductor/square-law function circuit, IEEE J. Solid-State
six transistors if the voltage amplifier is implemented with a
CMOS inverter) high-speed operation takes place), and high precision (errors in the rectification multiplier using the quarter-square technique, IEEE J. Solid-
knots are in the order of few picoamperes).
Eigune 33(f) shows an example of construction of funct

with finite jump discontinuity, taking advantage of the binary
signal generated by the current comparators, together with
the logic gates.
Finally, Fig. 33(g) shows the realization of a trapezoidal and Synthesis of MOS Tra

function. The architecture is similar to that in Fig. 31(b). Note 23. B. Razavi, Principles of Data Conversion System Design, Piscata-
that instead of using two linear basis function like those in way, NJ: IEEE Press, 199

- 1. J. Singh, *Semiconductor Devices: An Introduction,* New York: *Fuzzy Syst.,* **2**: 15–37, 1994. McGraw-Hill, 1994. 26. Z. Wang, Novel pseudo RMS current converter for sinusoidal sig-
- *grated Circuits,* 3rd ed., New York: Wiley, 1993. *strum. Meas.,* **IM-39**: 670–671, 1990.
- 3. A. B. Grebene, *Bipolar and MOS Analog Integrated Circuit Design,* 27. B. J. Hosticka et al., Design of nonlinear analog switched-capaci-
- **CAS-31**: 354–368, 1984. 4. A. Hausner, *Analog and Analog/Hybrid Computer Programming,* Englewood Cliffs, NJ: Prentice-Hall, 1971. 28. F. Vidal and A. Rodríguez-Vázquez, Using building blocks to de-
- Analog Devices, 1976.
- *Continuous-Time Integrated Circuits and Systems, Berlin:* and its application to fuzzy control, *IEEE Trans. 1989* Springer-Verlag, 1989.
-
- E. Vittoz, Analog VLSI signal processing: Why, where and how?,
- 9. A. Rodríguez-Vázquez et al., Synthesis and design of nonlinear circuits. in W. K. Chen (ed.). *The Circuits and Filters Handbook*.
- *IEEE Trans.* Choi, *Neural Information Processing and VLSI*, *IEEE Trans.* Choi, *Neural Information Processing and VLSI*, $181-185$, 1994. Boston: Kluwer, 1995.
I W Fattaruso and R G Meyer MOS analog function synthesis 33. L. W. Massengill, A dynamic CMOS multiplier for analog VLSI
- 11. J. W. Fattaruso and R. G. Meyer, MOS analog function synthesis,
- 12. K. Kimura, A CMOS logarithmic IF amplifier with unbalanced
source-coupled pairs *IEEE J. Solid-State Circuits* **SC-28**: 78– 34. X. Arreguit, E. Vittoz, and M. Merz, Precision compressor gain source-coupled pairs, *IEEE J. Solid-State Circuits*, **SC-28**: 78–
- 13. C. Turchetti and M. Conti, A general approach to nonlinear syn-
thesis with MOS analog circuits *IEEE Trans Circuits Syst 1* 35. K. Bult and H. Wallinga. A class of analog CMOS circuits based thesis with MOS analog circuits, *IEEE Trans. Circuits Syst. I,*
- 14. E. Seevinck, *Analysis and Synthesis of Translinear Integrated Circuits*, *Amsterdam: Elsevier*, 1988.
- 15. B. Gilbert, Current-mode circuits from a translinear viewpoint: A
tutorial, in C. Toumazou, F. J. Lidgey, and D. G. Haigh (eds.), SC-24: 951–961, 1989.
Analogue IC design: The current-mode approach. London: Peregri- 37 *Analogue IC design: The current-mode approach,* London: Peregri-
- 1985. 16. H.-J. Song and C.-K. Kim, An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source follow- 38. F. J. Kub et al., Programmable analog vector-matrix multipliers, ers, *IEEE J. Solid-State Circ.,* **SC-25**: 841–848, 1990. *IEEE J. Solid-State Circ.,* **SC-25**: 207–214, 1990.
- plier, *Electron. Lett.,* **28**: 649–650, 1992. *Solid-State Circ.,* **SC-22**: 1143–1146, 1987.
- and one current amplifier. This realization is inspired by the 18. Z. Wang, A four-transistor four-quadrant analog multiplier using
MOS transistors operating in the saturation region. IEEE Trans.
	-
- CMOS inverter), high-speed operation (no nodal saturation 20. J. S. Peña-Finol and J. A. Connelly, A MOS four-quadrant analog
takes place), and high precision (orrors in the rectification multiplier using the quarter-squar
	- Figure 33(f) shows an example of construction of functions 21. I. M. Filanovsky and H. P. Baltes, Simple CMOS analog square-
the finite jump discontinuity, toking odventors of the binary rooting and squaring circuits, IEEE
		-
		-
- Fig. 32(c), the function symmetry enables the number of cir- 24. A. Rodríguez-Vázquez et al., High-resolution CMOS current com-
parators: Design and applications to current-mode function genparators: Design and applications to current-mode function gen- cuit components to be reduced. eration, *Analog Integrated Circuits and Signal Processing,* **⁷**: 149– 166, 1995.
- **BIBLIOGRAPHY** 25. A. Rodríguez-Vázquez and M. Delgado-Restituo, Generation of chaotic signals using current-mode techniques, *J. Intelligent*
- 2. P. R. Gray and R. G. Meyer, *Analysis and Design of Analog Inte-* nals using a CMOS precision current rectifier, *IEEE Trans. In-*
	- New York: Wiley, 1984.

	A Hausner *Angles and Angles | Hybrid Computer Programming* **CAS-31**: 354–368, 1984.
- 5. D. H. Sheingold, *Nonlinear Circuits Handbook,* Norwood, MA: sign analog neuro-fuzzy controllers, *IEEE Micro,* **15** (4): 49–57,
- 6. R. Unbehauen and A. Cichocki, *MOS Switched-Capacitor and* 29. T. Yamakawa, A fuzzy inference engine in nonlinear analog mode
- 7. C. Mead, *Analog VLSI and Neural Systems,* Reading, MA: Addi- 30. P. W. Hollis and J. J. Paulos, Artificial neural networks using son-Wesley, 1989. MOS analog multipliers, *IEEE J. Solid-State Circ.,* **SC-25**: 849–
	- *Analog Integrated Circuits and Signal Processing,* **6**: 27–44, 1994. 31. D. Broadarac et al., Novel sampled-data MOS multiplier, *Elec-*
	- 32. C. Jansson, K. Chen, and C. Svensson, Linear, polynomial and Boca Raton, FL: CRC Press 1995.
B.J. Shey and J. Choi Neural Information Processing and VLSI HEEE Trans. Circuits Syst. I, Fundam. Theory Appl., CAS-41:
	- based on exponential pulse-decay modulation, *IEEE J. Solid- IEEE J. Solid-State Circ.,* **SC-22**: 1059–1063, 1987.
	- 83, 1993. controller in CMOS technology, *IEEE J. Solid-State Circ.,* **SC-22**:
	- *Fundam. Theory Appl.*, **CAS-40**: 608–612, 1993. *Fundam. Theory Appl.***, CAS-40**: 608–612, 1993. *Pundam. EEE J. Solid-State Circ.***, SC-22**: 357–365, 1987.
		- 36. T. Pan and A. A. Abidi, A 50-dB variable gain amplifier using parasitic bipolar transistors in CMOS, *IEEE J. Solid-State Circ.*,
	- nus, 1990. analog multiplier, *IEEE J. Solid-State Circ.,* **SC-20**: 1158–1168,
		-
- 17. Y. H. Kim and S. B. Park, Four-quadrant CMOS analogue multi- 39. S. Qin and R. L. Geiger, A 5-V CMOS analog multiplier, *IEEE J.*

502 NONLINEAR CONTROL SYSTEMS, ANALYTICAL METHODS

- 40. D. C. Soo and R. G. Meyer, A four-quadrant NMOS analog multiplier, *IEEE J. Solid-State Circ.,* **SC-17**: 1174–1178, 1982.
- 41. S. L. Wong, N. Kalyanasundaram, and C. A. T. Salama, Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance stages, *IEEE J. Solid-State Circ.,* **SC-21**: 1120–1122, 1986.
- 42. K. Kimura, An MOS four-quadrant analog multiplier based on the multitail technique using a quadritail cell as a multiplier core, *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.,* **CAS-42**: 448–454, 1995.
- 43. S.-I. Liu, Low voltage CMOS four-quadrant multiplier, *Electron. Lett.,* **30**: 2125–2126, 1994.
- 44. M. Ismail et al., Configurable CMOS multiplier/divider circuits for analog VLSI, *Analog Integrated Circuits and Signal Processing,* **5**: 219–234, 1994.
- 45. B. Song, CMOS RF circuits for data communication applications, *IEEE J. Solid-State Circ.,* **SC-21**: 310–317, 1986.
- 46. Z. Czarnul, Novel MOS resistive circuit for synthesis of fully integrated continuous-time filters, *IEEE Trans. Circuits Syst.,* **CAS-33**: 718–721, 1986.
- 47. M. Ismail, Four-transistor continuous-time MOS transconductor, *Electron. Lett.,* **23**: 1099–1100, 1987.
- 48. A. L. Coban and P. E. Allen, Low-voltage, four-quadrant, analogue CMOS multiplier, *Electronics Lett.,* **30**: 1044–1045, 1994.
- 49. T. Botha, CMOS analogue current-steering multiplier, *Electron. Lett.,* **28**: 525–526, 1992.
- 50. N. I. Khachab and M. Ismail, A nonlinear CMOS analog cell for VLSI signal and information processing, *IEEE J. Solid-State Circ.,* **SC-26**: 1689–1699, 1991.
- 51. E. Sánchez-Sinencio et al., Operational transconductance amplifier-based nonlinear function synthesis, *IEEE J. Solid-State Circ.,* **SC-24**: 1576–1586, 1989.
- 52. O. Landolt, E. Vittoz, and P. Heim, CMOS Self-biased Euclidean distance computing circuit with high dynamic range, *Electron. Lett.,* **28**: 352–354, 1992.
- 53. M. Sasaki, Current-mode analog fuzzy hardware with voltage input interface and normalization locked loop, *IEICE Trans. Fundamentals,* **E75-A**: 650–654, 1992.
- 54. J. Lazzaro et al., Winner-take-all networks of $O(n)$ complexity, in D. S. Touretzky (ed.), *Advances in Neural Information Processing Systems,* Vol. 1, Los Altos, CA: Morgan Kaufmann, 1989.

MANUEL DELGADO-RESTITUTO Institute of Microelectronics of Seville FERNANDO VIDAL University of Málaga ANGEL RODRÍGUEZ-VÁZQUEZ Institute of Microelectronics of Seville