implemented in SPICE (1) and ASTAP (2) and in the follow- tion technique will be very inefficient for these problems. For on programs, are limited by excessive compute time for the the WR approach to be efficient the *internal* algorithms must time domain analysis. The difference between the number of be embedded in another layer, which we call the *external* algotransistors that can be simulated and the number of transis- rithms. tors in a very-large-scale integrated (VLSI) circuit is an every- The external WR solution algorithm can be characterized increasing quantity. For large circuits, the compute time in- by the following steps: creases roughly as $O(n^{1.3})$ to $O(n^{1.8})$ depending on the circuit under analysis, where *n* is the number of circuit nodes. This 1. Partitioning of a circuit into small subcircuits has led to new approaches for the solution of these problems.

The waveform-relaxation method (WR), which is such a tech-

nique, is an iterative approach for the exact solution of large

VLSI circuits in the time domain.

The waveform relaxation technique, as it is presented in 5. Storing of waveforms in database this article, aims at the same accuracy level as the widely used SPICE program (1). Often, however, in VLSI design, Before presenting the WR algorithms, it is appropriate to timing simulators are used to obtain solutions where accuracy give some insight into the fundamental reasons why WR can is sacrificed for speed. These techniques are not considered in be faster than a conventional time point circuit solver. Here, this article. However, three examples of such algorithms can we assume that the circuits are sufficiently large that they be found in the references. The ITA algorithm (3) is based on can be partitioned into a reasonable number of subcircuits. time–point relaxation, whereas the SPECS algorithm (4) uses First, in WR a large number of small matrices are solved piecewise constant waveforms. Another technique that uses rather than a single large one. For the usual modified nodal piecewise linear waveform approximations together with a analysis circuit formulation (MNA) (16), the size of the matrix

CIRCUIT ANALYSIS COMPUTING BY WAVEFORM RELAXATION 339

highly damped explicit integration scheme is implemented in $ACES(5)$.

A waveform method was first applied to VLSI circuit analysis problems in 1980. The starting point was the *one-way* circuit analysis formulation by Ruehli, Sangiovanni-Vincentelli, and Rabbat in 1980 (6), which ignored the gate-to-drain capacitive feedback in metal oxide semiconductor (MOS) transistors. Subsequently, the WR process for circuit simulation was invented by Lelarasmee, Ruehli, and Sangiovanni-Vincentelli to address this shortcoming (7). Different versions of WR-based circuit solvers were first developed at the University of California at Berkeley (8) and at IBM Research Laboratories (9) and later at several other locations. Numerous improvements and new applications have been discovered by the engineering and mathematical communities. On the mathematical aspects, Miekkala and Nevanlinna and Odeh (10) contributed much early on to the understanding of the convergence issues of WR.

Researchers now apply the WR approach to a wide range of problems from semiconductor device calculations (11), to nonlinear parabolic problems (12), and to multibody problems (13). In this article we will give only a limited set of references that highlight key advances in WR for both scalar and multiprocessor machines. A complete set of references up to 1986 are given in Ref. 14. A large chapter in Burrage's book (15) is dedicated to the application of WR to mostly *homogeneous* problems such as boundary value problems. It includes an extensive set of references on more recent WR work. The terminology *homogeneous* and *heterogeneous* is actually due to Gear. Homogeneous means problems that can be described by a single set of equations in which the domains have relatively uniform properties. The solution efficiency for homogeneous problems is a very strong function of the basic WR algorithm, which hereinafter will be referred to as the *internal* algorithm.

However, the focus of this article is on the heterogeneous VLSI circuit analysis problem. Heterogeneous problems con-**CIRCUIT ANALYSIS COMPUTING** sist of a multitude of different aspects such as linear and non-
 BY WAVEFORM RELAXATION linear parts. All these parts may have a mixture of different linear parts. All these parts may have a mixture of different models embedded such as the conventional macromodels rep-Conventional exact circuit simulation algorithms, as they are resenting semiconductor devices. It is clear that a simple solu-

-
-
-
-
-

is driven by the number of nodes in a circuit. The average solution time growth rate is $O(n^{1.5})$ for a circuit solver using sparse matrix techniques. It is obvious that the speedup due to matrix partitioning increases as the number of subcircuits increases, which is generally an increasing function of circuit size. This is obviously one of the factors why WR is fast for very large circuits. Also, each matrix can be solved using different time steps. The fact that the time steps in the subcircuits are different is called the *multirate* factor. The evidence Level that in large circuits the waveforms are most likely very dif-
ferent in different parts of a circuit points to the fact that this
starting from the input. multirate behavior is another factor that increases strongly with the number of subcircuits. However, the speedup is reduced by the number of times the *average* subcircuit is evalu- units that may include one or more functional blocks deated due to WR iterations. Hence, it is obvious that the strat- pending on the block size. The connections between blocks egy is to keep the average number of WR iteration as small shown in Fig. 1 may involve multiple paths. However, the as possible. One of the factors that greatly helps is that a external connections are usually sparse compared with the waveform solution error of 10^{-2} to 10^{-3} is sufficient for the connections within the functional circuit simulation problem. The typical number of WR itera- to recognize that the number of fanout connections of a circuit tions is between 3 and 4 for a well-partitioned circuit, while output is in general very sparse (the WR iterations may vary between 2 and 20 for a typical also encountered circuits with a fanout of 4000. heterogeneous circuit. Smaller errors, like those required for Each block has the property that the number of logic levels

clear from this section that a general-purpose WK solver with-
out special partitioning algorithms would perform very poorly
for VLSI circuits. We want to identify key properties of large
VLSI circuits that make them good VLSI circuits that make them good candidates for WR. To-
day's parallel computers make the analysis of circuits with less from different functional units. than several million transistors excellent candidates for WR.

As will be explained below, the partitioning step subdivides these very large circuits into small subcircuits, con-
 INTERNAL WR ALGORITHMS taining one to several hundred nodes. Figure 1 shows an ex-
ample structure of a very large VLSI circuit. Each of the limit is section we examine the WR iteration process, assum-
blocks may represent a functional unit of a hundreds to thousands of transistors. It is immediately evi-
dent that these circuits should be partitioned into smaller entitled "External Global WR Algorithms." The situation that

Figure 1. Basic structure of a large VLSI circuit as a set of blocks **C**(*x*) $\frac{1}{2}$ is the interconnected sparsely. *C* which are interconnected sparsely.

connections within the functional units. It is very important output is in general very sparse (e.g., $1-6$). However, we have

most homogeneous boundary-value problems, would demand or the logical circuits that are connected in series must be a much larger number of WR iterations. For this type of prob- limited to meet delay time limits or the system clock cycle. lem, the convergence rate, considered later, is a much more Hence, most functional units in Fig. 1 are relatively shallow important factor than for the circuit WR problem we con- in the number of levels. The functional units become "wider" sider here. **as the number of transistors increases**. An example is the error detection or correction circuitry of a 16 Mbyte dynamic **STRUCTURE OF VLSI CIRCUITS** TRUCTURE OF VLSI CIRCUITS **unit contains over 16** \times 10³ transistors; however, the number Special-purpose solvers gain much of their efficiency from uti-
lizing the specific structure of the problem at hand. VLSI cir-
cuit solvers are no exception. In fact, we hope that it will be
clear from this section that a

dent that these circuits should be partitioned into smaller entitled "External Global WR Algorithms." The situation that we explore focuses on the *local* iteration between two neighboring subcircuits that are part of a large global circuit environment.

Fundamental WR Techniques

The waveform iteration process consists of an approximation to the solution of a set of nonlinear differential equations by a sequence of convergent waveforms. In the equations that follow, (*w*) is used to indicate the WR iteration index. It is assumed that subsystems or subcircuits are generated by the previously mentioned *external* partitioning and scheduling techniques. The *internal* algorithm is designed to solve sub-Levels circuit equations that are formed using the MNA approach as

$$
C(x)\dot{x}(t) = g(x,t) \tag{1}
$$

where $x = [v, i]^T$, v are node voltages, and i are selected currents. The nonlinearities in $C(x)$ are in part due to the tran- the solution to be sistor and integrated-circuit capacitances. To ensure that the solution is unique and that convergence for WR can be achieved, the capacitor and transistor models are designed with care so that they do not have discontinuities. The required properties of $C(x)$ and $g(x, t)$ are considered later in This is the Taylor-series expansion for the solution $x^*(t)$ more detail in the section entitled "Convergence for the Non-
linear C and C and C and C and C and C and C is found from the general dif-
in Taylor's theorem. linear Case." We also do not want to consider the general differential algebraic equations (DAE) that result from general MNA equations since the resultant equations are more com-
nlex than the ordinary differential equations (ODE) case con-
of PL iterations for VLSI circuits that involve RC subcircuits plex than the ordinary differential equations (ODE) case con- of PL iterations for VLSI circuits that involve *RC* subcircuits sidered here although it has been shown by several research, with capacitances to ground. First sidered here, although it has been shown by several research- with capacitances to ground. First, we observe what is called
example the early-time convergence property of the solution, which ers that a solution is possible for the DAE case, for example,

$$
\dot{x}(t) = f(x, t) \tag{2}
$$

$$
\dot{x}^{(w+1)}(t) = f(t, x^{(w)}(t))
$$
\n(3)

 $x^{(w+1)}(t_0) = x_0$, where x_0 is the initial value, which is the same **One-Way Systems and Gauss-Jacobi and Gauss-Seidel WR** for all iterations. It is assumed that we want to find the solution in a window in time $t \in [t_{a}, t_{b}]$, where t_{a} is the window start time and t_b is the window end time. For convenience we split or partitioned according to the techniques described take the window to be $t \in [0, T]$, where T is the window size. later in the section on partitioning. take the window to be $t \in [0, T]$, where T is the window size. Later in the section on partitioning. To study local conver-In the PL technique, the solution of the problem is obtained gence, we focus attention on the behavior between two conby simply integrating the equation as nected subcircuits, and we temporarily ignore all interactions

$$
x^{(w+1)}(t) = x_0 + \int_0^t f(\tau, x^{(w)}(\tau)) d\tau
$$
 (4)

$$
\dot{x}(t) + \alpha x(t) = 0 \tag{5}
$$

this *RC* circuit problem we can make the following statement about the convergence of the iterative solution:

Theorem 1. If we apply the Picard–Lindelöf method to Eq. (5) on the interval $t \in [0, T]$, then the global error bound is given by

$$
|x^*(t) - x^{(w)}(t)| \le \frac{(\alpha t)^{(w+1)}}{(w+1)!} \tag{6}
$$

where $x^*(t)$ is the converged or the exact solution. tion process.

Proof: Applying the PL iteration Eq. (4) to Eq. (5) we can find

$$
x^{(w)}(t) = 1 - \alpha t + \dotsb (-1)^w \frac{(\alpha t)^w}{w!}
$$
 (7)

 $e^{-\alpha t}$, where $\alpha = 1/RC$ and Eq. (6) is found from the error term

shows that it converges faster for small times. Also, the accu- in Ref. 17. Consider the scalar equation racy of the solution increases by one order for each iteration. By inspecting Eq. (6) we find that the time window [0, *T*] *x* must be kept small in relation to the number of waveform iterations such that $w \ge \alpha T$, to ensure uniform convergence. where $f(x, t) = C^{-1}g(x, t)$ with the initial condition $x(0) = x_0$. Hence, it may be desirable to subdivide the total analysis time into smaller subintervals or time windows for which con-
where $C > 0$ is a constant capacitor. where $C > 0$ is a constant capacitor. We gain some insight
into the waveform iterative solution by considering the Pi-
card–Lindelöf (PL) iteration technique. In this method, the
following waveform iteration is suggested: in more detail in the section entitled "Convergence for *RC* (*t*)**)** (3) Circuits.''

For WR we assume that the system equation (1) has been split or partitioned according to the techniques described with other subcircuits. This is not representative of the real WR iteration scheme or schedule that involves all subcircuits. The local convergence situation is depicted in Fig. 3 where all other WR variables due to partitioning with respect to other where the initial waveform may be constant in the time win-
dow with $x^{(0)} = x_0$ and subsequent iterations yield new wave-
and x-axis are assume that only the system variables x_1
and x-axis are assume that only the sys

dow with $x^{(0)} = x_0$ and subsequent iterations yield new wave-
forms $x^{(1)}(t), x^{(2)}(t), x^{(3)}(t), \ldots$
As an example, if the subsystem of equations is simplified
by assuming that $g(x, t) = -Gx(t)$, where G represents a lin-
ear r in the next three sections. First, we give the most important features of the two main algorithms, the Gauss–Jacobi WR and Gauss–Seidel WR. They are best explained using the where $\alpha = 1/(RC)$ is the magnitude of the eigenvalue or in-
werse time constant. If we apply the PL iteration algorithm to coupling exists between the subcircuits in both directions, or coupling exists between the subcircuits in both directions, or

$$
\dot{x}_1(t) = f_1(x_1, x_2, u(t)) \n\dot{x}_2(t) = f_2(x_1, x_2)
$$
\n(8)

Figure 3. Two subcircuits shown to illustrate the local WR itera-

where $x_1(0) = x_{10}$ and $x_2(0) = x_{20}$ and $u(t)$ represents the inputs.

A special case exists if the connection from subcircuit 2 to subcircuit 1 is missing, or $\dot{x}_1(t) = f_1(x_1, u(t))$ only. In this case, we have a so-called *one-way* connection. If we solve the system by solving subcircuit 1 first, followed by subcircuit 2, the **Figure 4.** Resistive circuit to illustrate the iteration process if the exact solution is obtained in one forward iteration (6). An ex-
circuit is partitioned at R_2 . ample of such a system consists of two metal oxide semiconductor (MOS) transistor inverters without gate–drain feed-

$$
\begin{aligned} \dot{x}_1^{(w+1)}(t) &= f_1(x_1^{(w+1)}(t), x_2^{(w)}(t)) \\ \dot{x}_2^{(w+1)}(t) &= f_2(x_1^{(w)}(t), x_2^{(w+1)}(t)) \end{aligned} \tag{9}
$$

iteration $(w + 1)$ using inputs from iteration (w) . In contrast, the Gauss–Seidel (GS) WR method is given by **Convergence for a Resistance Circuit**

$$
\dot{x}_1^{(w+1)}(t) = f_1(x_1^{(w+1)}(t), x_2^{(w)}(t)) \n\dot{x}_2^{(w+1)}(t) = f_1(x_1^{(w+1)}(t), x_2^{(w+1)}(t))
$$
\n(10)

sults that are computed in the solution of subcircuit 1 at iter-
ation is the is important for the partition of subcircuit 2 in the The exact solution for this problem is given by ation $(w + 1)$ are used in the solution of subcircuit 2 in the same iteration. This ordering and the immediate use of newly computed results allows the GS algorithm to take fewer iteration steps to converge than the GJ algorithm. For this reason, the GS method is generally preferred even though it puts a larger burden on the external WR algorithms such as order- which can be found by inspection.
ing and scheduling, which have to select the subcircuit analy-
For the iterative solution we define the forward gain g_f ing and scheduling, which have to select the subcircuit analysis sequence. It is not always possible to update all the vari- $R_3/(R_2 + R_3)$ and the backward gain $g_r = R_1/(R_1 + R_2)$, which ables as required for GS WR. For this case we will use what are simply the voltage divider ratios. This corresponds to we call a *mostly GS* algorithm that instantaneously updates splitting the circuit at R_2 . The voltage dividers lead to the as many variables as possible. We will revisit this issue later following voltage ratios: $v_3 = g_f v_1$ and $v_1 = g_r v_3$. The iterative in the section entitled "External Global WR Algorithms." solution vields in the section entitled "External Global WR Algorithms."

Successive Under- and Over-Relaxation WR

The idea of accelerating the solution by overestimating the update vector is used for most iteration techniques, including with $R_{p1} = (R_1R_2)/(R_1 + R_2)$. With this, the iterative solution WR. The hasic over-relaxation scheme (SOR) for GS WR takes is given by WR. The basic over-relaxation scheme (SOR) for GS WR takes a similar form as in the conventional scheme. A new set of waveform variables are introduced, which we call $y(t)$. With this the GS SOR WR scheme can be written as

$$
\dot{y}_1^{(w+1)}(t) = f_1(y_1^{(w+1)}(t), x_2^{(w)}(t)) \n x_1^{(w+1)}(t) = \beta y_1^{(w+1)}(t) + (1 - \beta) y_1^{(w)}(t) \n \dot{y}_2^{(w+1)}(t) = f_2(x_1^{(w+1)}(t), y_2^{(w+1)}(t)) \n x_2^{(w+1)}(t) = \beta y_2^{(w+1)}(t) + (1 - \beta) y_2^{(w)}(t)
$$
\n(11)

relaxation factor is usually in the range $0 \le \beta \le 2$. high-gain direction (14).

back capacitances. Since most logic circuits are highly
directional even during switching transients, it is evident
that it is always advisable to solve the circuit in the direction
of large coupling.
In the general case,

Miekkala and Nevanlinna (21). It has also been applied to a semiconductor device problem by Reichelt, White, and Allen (22). They used a frequency-dependent over-relaxation factor where $x_1^{(w+1)}(t_0) = x_{10}$ and $x_2^{(w+1)}(t_0) = x_{20}$. The iteration sequence $\beta(f)$ that was applied to the time domain through a convolution operator. The general time window under- and over-re-
or schedule for this c

The convergence of the WR has been studied extensively for the linear circuits by several researchers, for example, Miekala and Nevanlinna (21) and Desai and Hajj (23). In this where $x_1^{(w+1)}(t_0) = x_{10}$ and $x_2^{(w+1)}(t_0) = x_{20}$. In this approach, re-
sults that are computed in the solution of subcircuit 1 at iter-
cuit, in Fig. 4, which is important for the partitioning step.

$$
v_3 = I_1 R_1 \frac{R_3}{R_1 + R_2 + R_3} \tag{12}
$$

$$
v_1^{(1)} = I_1 R_{p1}, \ v_3^{(1)} = g_f v_1^{(1)}, \ v_1^{(2)} = v_1^{(1)} + g_r v_3^{(1)} + \cdots \tag{13}
$$

$$
v_1^{(w)} = v_1^{(1)}[1 + g_f g_r + (g_f g_r)^2 + \dots + (g_f g_r)^w]
$$
 (14)

The contraction factor is given by $\gamma = g_f g_r$. For convergence within a few iterations this factor needs to be $\gamma \ll 1$. Assume as an example that $R_1 = 1, R_2 = 10, R_3 = 5$. Then $g_f = \frac{1}{3}$ and $g_r = \frac{1}{11}$, which leads to $\gamma = \frac{1}{33}$. In this case convergence is reached in very few iterations to a very high accuracy. Also, directionality of coupling can be assigned, even with this simple circuit, as we observe since $g_f \ge g_r$. From the logic signal where $y_1^{(w+1)}(x_0) = x_{10}$ and $y_2^{(w+1)}(t_0) = x_{20}$. The over- or under-flow it is evident that in the directionality is assigned in the

As was mentioned earlier, the convergence of WR for general mathematical analysis in Ref. 25 that slow WR convergence
circuits has been studied from the very beginning, and the can be achieved for the limiting case in Fig

behavior of *RC* circuits. However, in VLSI circuits there are two circuit topologies that appear many times as basic building blocks. The first involves a capacitor connected between two nodes, in which this capacitance may represent a gate-todrain capacitance. To study its impact, the worst-case *RCR* situation is considered in Fig. $5(a)$, where only resistances are
connected to the ground nodes. It should be noted that the This can be written in the Laplace domain as usual sufficient conditions for WR convergence for example, Ref. 4 or 15, do not include this case.

It was shown in Ref. 25 that, even for the *RCR* circuit in
Fig. 5(a), convergence can be achieved under certain condi-
tions. The WR iteration equations for the case where we as-
rewrite Eq. (18) as sume that a current source is connected to the left node in $\tilde{v}^{(w+1)}(s) = K(s)\tilde{v}^{(w)}$ (19) circuit in Fig. 5(a) are given by

$$
\dot{v}_1^{(w+1)}(t) + \frac{1}{R_1 C_2} v_1^{(w+1)}(t) = \frac{I_1(t)}{C_2} + \dot{v}_3^{(w)}(t) \tag{15}
$$

$$
\dot{v}_3^{(w+1)}(t) + \frac{1}{R_3 C_2} v_3^{(w+1)}(t) = \dot{v}_1^{(w)}(t)
$$
\n(16)

one of the partitioned nodes v_1 or v_3 are a function of the derivative at the other end of the partition v_3 or v_1 , respectively. It is intuitively obvious that for this case not only the input forcing functions but also the derivatives must be continuous for the WR iteration to converge. In actual VLSI circuits this issue is somewhat moderated since the gate-to-drain capacitances for the MOS field-effect transistors (MOSFET) have
at least some capacitances to ground at each end. Again, the and it is clear that the minimum occurs for $s = 0$ where
experimental at least some capacitances betwe partitioning of the capacitance between gate and drain is very
desirable in spite of the difficulties since a MOS transistor is
a perfect one-way device if the capacitive coupling is ignored.
This analysis emphasizes the

of a VLSI circuit. tioned circuit provided that the window is small enough.

Convergence for *RC* **Circuits** ness of the MOS capacitance models. It is confirmed by the

$$
\dot{v}_{1}^{(w+1)}(t) + \frac{1}{R_{2}C_{1}} v_{1}^{(w+1)}(t) = \frac{1}{R_{2}C_{1}} v_{3}^{(w)}(t) + \dot{V}_{s}(t)
$$
\n
$$
\dot{v}_{3}^{(w+1)}(t) + \frac{1}{R_{2}C_{3}} v_{3}^{(w+1)}(t) = \frac{1}{R_{2}C_{3}} v_{1}^{(w)}(t)
$$
\n(17)

$$
s\mathbf{I} + \mathbf{M}\tilde{\mathbf{v}}^{(w+1)}(s) = \mathbf{N}\tilde{\mathbf{v}}^{(w)}(s)
$$
 (18)

$$
\tilde{\boldsymbol{v}}^{(w+1)}(s) = \boldsymbol{K}(s)\tilde{\boldsymbol{v}}^{(w)} \tag{19}
$$

where the meaning of the symbol *K*(*s*) is evident from comparing the last two equations. The following theorem from Miekkala and Nevanlinna (10) is applied to the problem to find the spectral radius.

Theorem 2. Assume that the eigenvalues of *M* have positive These local mapping functions show that the derivatives at real parts. Then the spectral radius of $K(s)$ is $\rho(K)$ $\max_{\omega \in R} (j\omega I + M)^{-1}$

$$
\boldsymbol{K}(s) = \begin{bmatrix} 0 & \frac{1}{sR_2C_1 + 1} \\ \frac{1}{sR_2C_3 + 1} & 0 \end{bmatrix} \tag{20}
$$

we can find the iterative solution to be

$$
v_1^{(w)}(t) = e^{-t} \sum_{m=0}^{w-1} \frac{t^{2m}}{(2m)!}
$$
 (21)

With $(2m)! \simeq \sqrt{2\pi} (2m)^{2m+1/2} e^{-2m}$ the error term is

$$
\text{Error}[v_1^{(w)}(t)] = \frac{e^{-t}}{2\sqrt{\pi}} \sum_{m=(w)}^{\infty} \left(\frac{\epsilon t}{2m}\right)^{2m} \frac{1}{\sqrt{m}} \tag{22}
$$

Figure 5. Two fundamental circuit topologies for partitioning as part From this we can derive the rapid convergence of the parti-

window *T* after the *w*th iteration for $w \leq \epsilon T/2$.

We can see from this that for our normalization $R_1C_2 = 1$ and $R_3C_2 = 1$ the convergence is very fast for $w \le \epsilon T/2$. Hence, $||G(x_1, t) - G(x_2, t)||_{\infty} \le K||x_1 - x_2||_{\infty}$ (24) the larger the time constants of the two partitioned circuits,
the larger the time window T for which rapid convergence
occurs for a particular number of WR iterations w . It should
be noted that this type of partition

Another important observation can be made from this analysis on convergence behavior for windowing. First, most realistically modeled nodes for VLSI circuits, with the exception of the gate-to-drain capacitances, can be represented by
the basic circuit in Fig. 5(b). Hence, the convergence behavior \overline{A} further condition is imposed on the capacitances. We as-
shown in this section given b shown in this section given by Eq. (22) is quite typical. It shows that if the window T is chosen too large or equivalently, the number of WR iterations *w* are chosen to be insufficient, then the solution may be quite poor since the rapid convergence regime has not been reached. Specifically, at the window boundary $t = T$, the approximation and, even more This condition can be viewed as being related to the instantaimportant, the derivatives of the solution are approximated neous energy in the system of capacitances *C*, which is given very poorly. Then, multistep integration techniques, such as *by* $1/2u^T Cu > 0$ for $u \neq 0$. For a nodal capacitance matrix, the nonllar RDF2 method (29) that utilize solution points this implies diagonal dominance. For t the popular BDF2 method (29), that utilize solution points this implies diagonal dominance. For the nonlinear case, the from the previous window are used to continue the solution requirements in Eq. (26) are somewhat more from the previous window are used to continue the solution requirements in Eq. (26) are somewhat more restrictive than
in the next time window. This obviously represents a very what is required for the multiple capacitance in the next time window. This obviously represents a very what near time $\zeta = u$. poor starting condition for the solution in the next time window.

Convergence for the Nonlinear Case

Key aspects of VLSI circuits are the nonlinear MOSFETs and capacitances associated with the devices as well as the onsilicon diffusion wires and diodes. This requires a nonlinear analysis of the convergence, which has been available since the start of WR, for example, Lelarasmee, Ruehli, and Sangiovanni-Vincentelli (7), White et al. (18), White and Sangiovanni-Vincentelli (19), and Debefve, Odeh, and Ruehli (14).

However, the nonlinear WR convergence proofs have become

more general in recent years. The proofs by Schneider (17)

and Gristede, Ruehli, and Zukowski (24) ta ear convergence in terms of a time window T. The vector u is
given by $u = (u_1, u_2, \ldots, u_m)$, and the two relevant norms
the WR iterations $x^{(w+1)}$ converges uniformly to the solution $||u||_{\infty} = \max_{i=1,...,m} |u_i| \text{ and } ||z||_T = \max_{t \in [0,T]} ||z(t)||_T$

voltage-dependent capacitors are given as [similar to Eq. (1)]

$$
C(x)\dot{x}(t) = G(x,t) \tag{23}
$$

assumed to apply in a window in time, which we choose to be $t \in [0,T]$. The voltage excursion must be contained for the given earlier in a time window $t \in [0,T]$. For any continuous semiconductor devices such that the nonlinearities can be de-
scribed by a valid circuit model. Hence we assume that limits $x^*(0)$, we form the difference scribed by a valid circuit model. Hence, we assume that limits are also applied on the particular values of *x* so that the con $dition of the theorem are met.$

Theorem 3. The WR sequence converges rapidly in a time First, we assume that the transistor nonlinearities satisfy the Lipschitz continuity condition

$$
||G(x_1, t) - G(x_2, t)||_{\infty} \le K||x_1 - x_2||_{\infty}
$$
 (24)

$$
\sum_{k=1}^{m} |c_{jk}(u) - c_{jk}(v)| \le L \|u - v\|_{\infty}
$$
 (25)

vectors, u, v where $u > 0$ we have

$$
[C(z)u]_i u_i \ge \alpha \|u\|_{\infty}^2 \tag{26}
$$

by $1/2u^T Cu > 0$ for $u \neq 0$. For a nodal capacitance matrix,

circuit is represented by a single equation are given by

$$
\begin{aligned}c_{11}(x_1^{(w+1)},x_2^{(w)})\dot{x}_1^{(w+1)}(t) +c_{12}(x_1^{(w+1)},x_2^{(w)})\dot{x}_2^{(w+1)}(t)\\&=G_1(x_1^{(w+1)}(t),x_2^{(w)}(t),t)\\c_{21}(x_1^{(w+1)},x_2^{(w+1)})\dot{x}_1^{(w+1)}(t) +c_{22}(x_1^{(w+1)},x_2^{(w+1)})\dot{x}_2^{(w+1)}(t)\\&=G_2(x_1^{(w+1)}(t),x_2^{(w+1)}(t),t)\end{aligned}
$$

The circuit equations for a MOSFET circuit including the x^* of Eq. (23) in [0,*T*] for which the following condition holds:

$$
\alpha-KT-LT\|\dot{x}^*\|_T\geq 0
$$

with the initial value $x(0) = x_0$. All the conditions below are *Proof.* Here, we only give an outline of the proof. The unique-
assumed to apply in a window in time, which we choose to be ness of the solution of Eq. (23) given earlier in a time window $t \in [0,T]$. For any continuous

$$
A(x, x^*) = C(x)\dot{x} - C(x^*)\dot{x}^* - G(x, t) + G(x^*, t)
$$
 (28)

tity $C(x)x^*$. For $\hat{t} \in [0,T]$ we form the quantity

$$
A(x, x^*)_i(\hat{t})(\dot{x} - \dot{x}^*)_i(\hat{t})
$$
\n(29)

$$
x_i^{(w)}(t) = x_{i0} + \int_0^t \dot{x}_i^{(w)}(s) \, ds \tag{30}
$$

Theorem 4. We assume that the size of the time windows T later benefit g
is adjusted during the transient analysis is adjusted during the transient analysis.

It is evident from this that both the nonlinearities of the **EXTERNAL GLOBAL WR ALGORITHMS** capacitances and the devices can reduce the maximum size of the time window during the highly nonlinear transitions of
the devices for which usually the smallest time windows T
occur. This transition time is usually a small part of the tran-
sient analysis time. Also, the transi

so far first partition the system at the differential equation the optimal number of WR iterations is uniformly the same level. Then the nonlinear equations are solved separately for for all *local* interfaces between the subcircuits. Before we can each subcircuit using Newton's method. Van Bokhoven (32) consider these *global* convergence issues at the end of this considered a variation on WR by essentially interchanging section, we first must introduce other fundamental concepts the waveform loop with the Newton linearization of the equa- such as partitioning, ordering, and scheduling. A detailed detions. Hence, the Newton variant of WR starts by linearizing scription of the concepts is given in Ref. 14. A key aspect of Eq. (2) for the entire circuit. The system of equations rewrit- the external environment is the storage of the waveforms. As ten in a functional form is will be evident below, the waveforms for iterations *w* and

$$
F(x) = C(x, t)\dot{x}(t) - g(x, t) = 0
$$
\n(31)

This form can be linearized using the Newton scheme as **Partitioning**
The partitioning of a circuit into small subcircuits is clearly a

$$
x^{(n+1)} = x^{(n)} - J_{\mathcal{F}}^{-1}(x^{(n)})F(x^{(n)})
$$
\n(32)

$$
\dot{x}^{(n+1)} - J_n x^{(n+1)} = f(x^{(n)}) - J_n x^{(n)}
$$
(33)

(15). If we apply only a single Newton iteration $n = 1$, we (Ckt) into small subcircuits (SCkts). The SCkts are chosen in can partition the resultant circuit matrix and we can use an such a way that coupling between subci can partition the resultant circuit matrix and we can use an such a way that coupling between subcommon relaxation loop. At this level, all the necessity and that convergence is enhanced. external waveform relaxation loop. At this level, all the necessary algorithms such as windowing are applied.

The Newton waveform technique has been successfully ap- It should be noted that this type of partitioning is also known plied to the homogeneous semiconductor problems by Lums- as multisplitting or diacoptics. Most partitioning algorithms daine and White (11). These problems do not require a com- are static; the partitions are defined before a transient analyplex partitioning procedure as is the case for heterogeneous sis is performed. In fact, it is the first step in the overall WR systems. For homogeneous problems the Newton waveform scheme. Some exploratory work on dynamic partitioning has approach is preferred for its quadratic convergence behavior. been done by Dumlugol, Cockx, and DeMan (40) for specific However, this is more of an issue for the solution of homoge- circuit structures in which the partitions are altered during neous systems since much more accuracy and therefore a the iteration process. It is evident that for large heteroge-

which can be expanded by adding and subtracting the quan- much larger number of WR iterations are required than for the circuit simulation problem.

Other issues are of importance for a large VLSI circuit *A*(*x*) problem for which the general WR algorithm offers several advantages over the Newton waveform approach. First, for Using also the fact that that the conventional WR, circuits are partitioned at the schematic level into self-contained subcircuits that are analyzed independently using a conventional circuit solver. Furthermore, the interaction between subcircuits and functional units, at all levels, simply consists of the exchange of segments of and using the Lipschitz conditions in the expanded form of waveforms of various sizes. Other techniques such as the hi-
Eq. (29) with K, L, from above, we can show the inequality in erarchical WR techniques (35) and paral Eq. (29) with *K*, *L* from above, we can show the inequality in erarchical WR techniques (35) and parallel WR discussed Theorem 4. We assume that the size of the time windows *T* later benefit greatly from the simplicity

Newton Variant of WR Newton Variant of WR Newton Variant of WR program must be implemented carefully to obtain maxi-Given Eq. (2), in a general form, the WR schemes considered mum overall efficiency. Furthermore, it is very unlikely that $w + 1$ must be available for computations.

x(*n*) $\frac{1}{2}$ heuristic process for heterogeneous systems. One of the key driving factors for partitioning is that convergence of the inwhere $J_F(x)$ is the Fréchet derivative of F and where n is the
nonlinear or Newton iteration index. This method has been
explored by many researchers [e.g., (18,19,32–34)]. It can be
shown that the resultant scheme
shown John, Rissiek, and Paap (39).

is another splitting of the circuit matrix of the entire circuit **Definition 1.** Partitioning means subdividing a large circuit (15) If we apply only a single Newton iteration $r = 1$ we (Ckt) into small subcircuits (SCkts

neous circuits static partitioning is preferred since it can be designed for all types of structures. **Ordering and Scheduling**

Two of the most popular methods are *pointwise* and *block* partitioning. Pointwise partitioning breaks the circuit at each **Definition 2.** Ordering is defined as the process of labeling node, generating subcircuits with one node each. This scheme the subcircuits in an increasing o other hand, block partitioning groups one or more nodes into SCkt based upon estimates of the coupling of the circuit ele-
ments that connect between them. The techniques in the pre-
Fig. 7, in which the gate-drain capacitances are ignored, that ments that connect between them. The techniques in the pre-
view Fig. 7, in which the gate-drain capacitances are ignored, that
vious sections entitled "Convergence for a Resistance Circuit" the solution starting from inpu vious sections entitled "Convergence for a Resistance Circuit" the solution starting from input to output leads to convergence for RC Circuits" are applied to see if two gence in one WR iteration. On the other hand, if the and "Convergence for *RC* Circuits" are applied to see if two nodes should be in the same SCkt by evaluating the potential its are ordered from output to input, *m* inverters require *m* coupling. The nodes of the resultant SCkt are then ensured WR iterations for convergence. It was shown in the first sec-
not to be strongly coupled to other SCkts at least in one direc-
ion that large VLSI circuits that ar not to be strongly coupled to other SCkts at least in one direc-
tion that large VLSI circuits that are simulated by WR tech-
tion. This direction is away from the SCkt for an output and niques have many parallel paths, wh tion. This direction is away from the SCkt for an output and niques have many parallel paths, which can result into the SCkt for an input. Hence, block or subcircuit parti-
same ordering in each of the paths or chains of S into the SCkt for an input. Hence, block or subcircuit parti-

 $6(b)$, a directed graph is shown that corresponds to the circuit

the assembly of nodes into SCkts. One of the algorithms used loops (14). Application of these techniques results in a new
is the diagonally dominant Norton (DDN) algorithm by White set of SCkts without cycles. The feedback is the diagonally dominant Norton (DDN) algorithm by White set of SCkts without cycles. The feedback-loop-cutting algo-
and Sangiovanni-Vincentelli (37) which is based on tech- rithm can also be viewed as a *mostly* Gauss– and Sangiovanni-Vincentelli (37), which is based on tech- rithm can also be viewed as a *mostly* Gauss–Seidel approach niques given in the section on resistance-circuit convergence in which the values at the feedback input nodes are specified
for static partitioning. This algorithm is based on the idea at iteration $(w + 1)$ by using feedba for static partitioning. This algorithm is based on the idea at iteration $(w + 1)$ by using feedback values from $x^{(w)}$ as is that two nodes may either be coupled only resistively or ca. done for all variables in the Gaus that two nodes may either be coupled only resistively or ca-
nearly one for all variables in the Gauss–Jacobi technique. All the
nearly of the simple circuit in Fig. 4 provides a model for other nonfeedback variables are u pacitively. The simple circuit in Fig. 4 provides a model for other nonfeedback variables are updated in the GS fashion.
applying this algorithm. Consider the resistor R_0 to represent. So-called *strongly connected com* applying this algorithm. Consider the resistor R_2 to represent So-called *strongly connected component* techniques (41) are all parallel conducting paths between any two nodes. These used to detect the inputs to the fe all parallel conducting paths between any two nodes. These include all resistive and inductive elements as well as ''worstcase'' values for the nonlinear conductances of semiconductor devices. The inductance voltage drops are set to zero for the conductance between nodes. The resistances R_1 and R_3 represent the equivalent resistance of all local paths to ground. Again, this is done by ignoring all capacitance in the circuit for these two nodes. If the convergence factor $\gamma = g_{f}g_{r}$ is greater than some threshold value, usually chosen to be between 0.3 and 0.95, the two nodes are considered to be **Figure 7.** Chain of MOSFET inverters which is used to illustrate strongly coupled and are placed into the same subcircuit. different scheduling techniques.

Since the model is set up using the worst case for nonlinear resistances, a slightly higher value of the threshold is used since the gain estimates are conservative. It should be noted that the same technique can be used for a circuit that includes only capacitors in exactly the same way as in the section on convergence for *RC* circuits in which the "equivalent" resistance values used are given by $R = 1/C$. All pairs of nodes that are directly connected to one another are considered in the partitioning process, and the algorithms just described will decide whether to place them in the same subcircuit or not. Hopefully, the resultant SCkts are small so that each has only a few nodes. However, if too many single-node subcircuits result, it may be advantageous to merge some Figure 6. (a) A MOS transistor circuit partitioned into three subcircuits into larger ones. Merging or condensing will recuits; (b) A directed graph corresponding to Fig. 6(a), which shows
the main logic signal flow.
the m feedback loops exist in the circuit. This will be explained in more detail in the next section.

tioning leads to much faster WR convergence.
Most WR programs also use graph theoretic partitioning loops. There are two possible choices for dealing with feed-
difficult for circuits with feed-Most WR programs also use graph theoretic partitioning loops. There are two possible choices for dealing with feed-
For thms like the *strongly connected* or *dc connected* compo-
back. An example is given in Fig. 6(a) for algorithms like the *strongly connected* or *dc connected* compo- back. An example is given in Fig. 6(a) for a circuit with feednents (14). An example of a circuit that has been partitioned back. This is apparent from the graph in Fig. 6(b). For small
into de connected components is shown in Fig. 6(a). In Fig. feedback loops involving only a few S into dc connected components is shown in Fig. 6(a). In Fig. feedback loops involving only a few SCkts like that given in
6(b) a directed graph is shown that corresponds to the circuit this example, it may be more efficient in Fig. 6(a).
Next, we consider in more detail the decision process for SCkt. For larger loops, it may be better to cut the feedback
Next, we consider in more detail the decision process for SCkt. For larger loops, it may Next, we consider in more detail the decision process for SCkt. For larger loops, it may be better to cut the feedback
e assembly of nodes into SCkts. One of the algorithms used loops (14). Application of these techniques

Leveling Algorithm. transistors.

```
FOR each SCkt s in LevelNumber { the three internal nodes per SCkt are given as
    FOR each SCkt k in fanout set for s {
     NumberOfOrderedInputs = 11 12 13 21 22 23 31 32 33 41 42 43 51 52 53
       NumberOfOrderedInputs + 1;
   } lap example:
   LevelNumber = LevelNumber + 1;
UNTIL Level with LevelNumber is empty; 11 12 13 21 21 22 23 31 31 32 33 41 41 42 43
} 51 51 52 53
```
For scalar WR it is sufficient to order the SCkts in such a way $\begin{array}{r} 11 \ 12 \ 13 \ 21 \ 21 \ 22 \ 23 \ 31 \ 31 \ 32 \ 33 \ 41 \ 41 \ 42 \ 43 \end{array}$ that the transient analysis of each SCkt in a lower level is scheduled before the next higher-level SCkt is so that all the
input variables at iteration $(w + 1)$ are available before the
transient analysis for a SCkt is performed.
were, we assume that it is a waste of compute time t

ordering starting from the input, and a basic analysis sched- some very large subcircuits would result. In this situation,

been reached in three WR iterations. If there are several time windows in the analysis, we execute this schedule for each of α

GJ variables. An ordering for the resultant circuit in terms of the windows separately. It is well known that the number of the SCkts is found by the leveling algorithm. WR iteration for convergence is very nonuniform for the different time windows due to the switching activities of the

To properly explain the overlap scheduling technique, we Input: SCkt graph assume that each of the subcircuits has several nodes unlike

Output: Assignment of Ckts to ordering lovels

Output: Assignment of Ckts to ordering lovels
 $\frac{1}{2}$ Output: Assignment of Ckts to ordering levels the very simple inverter chain in Fig. 7, which has only one ould
node per subcircuit. It is intuitively obvious that if we could overlap or share some of the nodes of the neighboring SCkts Function LevelizeSubCircuits during the local WR iteration, then the convergence would be { enhanced at the cost of having to analyze the shared nodes LevelNumber = $0;$ twice as many times at each iteration. Here we assume that Assign inputs to LevelNumber = 0 ; each SCkt now has three nodes instead of one. We still as-REPEAT Sume that we have a chain a five SCkts, where the labels of

IF NumberOfOrderedInputs == It is evident that many different overlaps can be chosen in NumberOfInputs **this example even if only the boundary nodes are shared be**assign SCkt k to LevelNumber $+1$; tween subcircuits. To illustrate the fact that the overlap does not even have to be symmetrical we give the following over-

Definition 3. Scheduling means the scheduling for analysis
of a subcircuit according to the ordering until WR conver-
gence is achieved. number of nodes in each SCkt analysis can grow rapidly with Most existing WR-based circuit solvers use what is called
basic scheduling. However, other scheduling methods may be
coverlap scheduling. Hence, the reduced number of WR itera-
basic scheduling. However, other scheduling m Trick (42), and a thorough mathematical analysis and further 1 2 3 4 5 extension were given by Jeltsch and Pohl (43). For heterogeneous circuits overlap scheduling is especially applicable to For a basic schedule, the SCkts are analyzed according to the the situation in which the coupling is very strong such that the additional cost of the overlap is offset by other gains in compute time.

Another important method with the potential to improve 1 2 3 4 5 the overall efficiency of WR is ϵ scheduling by Odeh, Ruehli, and Carlin (44). To show how the method works we consider the coupling in a matrix system rather than a system of difwhere we assume in this example that global convergence has ferential equations. A typical form for the systems is

$$
(L+E)x = b \tag{34}
$$

where *L* is a lower triangular invertible matrix representing strong forward coupling and *E* is a matrix with a sparse array of small coupling terms of $O(\epsilon)$ and zeros in all other locations. For simplicity we assume that the small couplings in *E* can be arranged in a vector, which we again call $E = (v_1, v_2, v_3,$...) to retain meaning. For a given *m* we divide the vector into two parts, $E = E_1 + E_2$, where $E_1 = (v_1, v_2, v_3, \ldots, v_{m-2})$ and where E_2 is the remainder of the vector. We need to note that the feedback element v_s corresponds to the variable X_{x+1} . With this we can see that if we ignore the feedback from
the variables x_j , $j > m$ one simply has to set all elements in all cases. Table 1 compares a conventional circuit
 F_0 to zero. We denote by y the varia

$$
(L+E_1)y = b \tag{35}
$$

the backward direction $0 \le k \le m - 1$. The error in the for-
circuit. ward direction is given by $e_k = O(\epsilon)$ for $k \geq m$.

an ϵ schedule is given by

$$
\begin{array}{ccccc}\n1 & 2 & & & \\
1 & 2 & 3 & & \\
2 & 3 & 4 & & \\
3 & 4 & & \\
\end{array}
$$

Techniques such as overlap scheduling and ϵ scheduling clearly are more difficult to apply for complex circuits with complicated fanout situations due to the complicated partitioned circuits and logical signal flow. We give results for an inverter chain, which is the simplest circuit with which to illustrate these concepts. We consider chains with 16, 32, and 64 inverters that are partitioned into SCkts where each SCkt has two inverters. This partition was found to give the best where the system is of size *M*.

Table 1. Conventional Circuit Analysis *vs.* **WR Analysis**

Ckt Name	No. Trans.	Time (s)		
		Conventional	Basic Sched. WR	ε-sched. WR
Ch8	16	26	41	34
Ch16	32	118	100	48
Ch32	64	635	270	171

 E_2 to zero. We denote by y the variables of the truncated system corresponding to Eq. (34); then the new system is
tem corresponding to Eq. (34); then the new system is
solution gain for WR over conventional circuit si First we observe that very small circuits have little multirate and matrix overhead, so one would expect the conventional SPICE type solution to be faster than WR, which is indeed We now can define the error vector $e = x - y$, which is due to
the case. The other interesting comparison is between differ-
the truncation of the $O(\epsilon)$ feedback variables. The following will give an indication of the $O(\epsilon)$ recupacity variables. The following
will give an indication of how the errors propagate in both the
forward and backward directions.
moderate. It would not be a fair test for overlap which excels in strongly coupled situations, with a weakly **Theorem 5.** For a system of size N, the components of the coupled example. Finally, we would like to point out that the scheduling techniques can be combined. For example, overlap error e for the truncated system, Eq. (3 stheduling can be used for different parts of the same the fully coupled system, Eq. (34), is given by $e_k = O(\epsilon^{N-k})$ for $\frac{1}{\epsilon^{N-k+1}}$

) for *k m*. **Global Convergence**

The proof of this theorem is given in Ref. 14. It gives us a
clear indication of how the scheduling can be changed to im-
prove global convergence. One key observation is that the er-
prove global convergence. One key obs For the section of the section of thousands of SCkts
pling. This implies that a very good result can be obtained for
the present SCkt even if we have not analyzed all the SCkts
with different waveform interfaces. The gain been corrected with further iterations.
We can utilize this result to come up with a scheduling *m*th stage which has a feedback of ϵ . This may be SCkt $m =$ We can utilize this result to come up with a scheduling m th stage which has a feedback of ϵ . This may be SCkt $m =$ that we call ϵ scheduling, for now-obvious reasons. The ϵ 3 in the example of Fig. 7. In this c that we call ϵ scheduling, for now-obvious reasons. The ϵ 3 in the example of Fig. 7. In this case, the best number of schedule is applied locally and it "propagates" forward, mak- WR iterations is given by one iter schedule is applied locally and it "propagates" forward, mak-
ing sure that convergence is achieved locally after all the WR and the local iteration between SCkts 2 and 3 should be
iterations have been executed. For the i iterated to convergence. Finally, all the circuits following SCkt 3 again require only *one* iteration. It is evident that a brute-force global analysis using a basic overall schedule would be much more costly than an analysis with the best possible global schedule outlined here.

The general situation for a subcircuit may be very challenging due to the potentially complex interconnections. A 34 5 SCkt *m* with its variables x_m corresponding to Eq. (1) is repre-
35 sented with all the potentially connected variables corresented with all the potentially connected variables corresponding to other subsystems as

$$
\sum_{l=1}^{m} C_{ml}(x_1^{(w+1)}, \dots, x_m^{(w+1)}, x_{m+1}^{(w)}, \dots, x_M^{(w)}) x_l^{(w+1)} + \sum_{l=m+1}^{M} C_{ml}(x_1^{(w+1)}, \dots, x_m^{(w+1)}, x_{m+1}^{(w)}, \dots, x_M^{(w)}) x_l^{(w)}
$$
\n
$$
- f_m(x_1^{(w+1)}, \dots, x_m^{(w+1)}, x_{m+1}^{(w)}, \dots, x_M^{(w)}, u) = 0
$$
\n(36)

The updating in this equation is of the GS type. It is clear that the challenge is to partition a large circuit in such a way that similar local convergence factors result for all the variables involved. A relatively uniform basic schedule can then be used without large inefficiencies. This is complicated by the presence of feedback loops. Feedback loops have been investigated by several researchers like Juan and Gear (45) and Johnson and Ruehli (46). The work in Ref. 42 uses a theoretical model, while the work in Ref. 43 is based on numerical experiments. Experimental evidence shows that tight feed-
back situations, which do not include many subcircuits inside
a feedback loop as they exist in flip-flop circuits, lead to a
shown by Urahama and Kawane (33). much larger number of WR iterations than loops that involve **Latency** more SCkts. This is due to the instantaneous and highly nonlinear interactions of the SCkts in tight loops. More details on Efficiency improvements in the WR method have been purthis issue will be given later in the section entitled "Parallel sued almost since its beginning. Waveform convergence may

interval. Specifically, the local convergence can be accelerated change over a particular window in time *T*. This situation is by subdividing the total analysis time into a series of sequen- stated in the next paragraph in some detail. tial unequal time windows. All subcircuits need to be solved For a given subcircuit SCkt, we call all the associated to convergence within a time window before moving on to the waveforms $x(t)$. They include the external w to convergence within a time window before moving on to the such that the multirate factor is maximized. In contrast to respectively. this it has been observed in Theorem 4 that the larger the nonlinearities or equivalently the Lipschitz constants *K* and *Definition 4.* A SCkt is said to be latent if *L*, the smaller we must choose the window sizes *T*. Fortunately, the time step may also be several orders of magnitude 1. The SCkt has been analyzed at least once for the pressmaller during the high-gain nonlinear transition where *K* ent time window *T*. and *L* are large such that the number of time steps per win- 2. All external waveforms $X_{\rm E}(t)$ associated with the SCkt dow is not drastically decreased during the highly nonlinear do not change between iterations (w) and $(w + 1)$ in the transitions. Hence, we can still expect to obtain a reasonable present time window *T*. This change is measured by multirate factor. $comparing$

Time-windowing algorithms have been suggested by several authors [e.g., (14,19,47)]. Peterson and Mattisson (47) \parallel suggest a time-windowing scheme that initially creates windows whenever an input waveform changes state. Then as the analysis proceeds, windows may be truncated based on the $\frac{m}{\epsilon_A}$ is the absolute convergence rate of the subcircuits and the number of accu-

the data in Table 2 that the best results are only weakly de- **Partial Waveform Convergence** pendent on window size. The dependence is much stronger for circuits with a complex fanout structure and for strong feed- This algorithm represents a more elaborate form of latency. back situations such as a ring oscillator. In this case, the pe- It was recognized that many waveforms were rejected toward

Waveform-Relaxation-Based Circuit Simulation." be measured by different weighted norms based on $\|\cdot\|_{\infty}$ or on the $\|\cdot\|_2$ norm, which may lead to a more sensitive criterion. **WINDOWING AND OTHER EFFICIENCY IMPROVEMENTS** This issue was first reported by Debefve, Hsieh, and Ruehli

Some of the additional convergence testing concepts lead
to considerable reduction in compute time. For a large circuit, It was shown in the section entitled "Fundamental WR Tech- there usually exist some subcircuits that do not need to be niques'' that convergence is a function of the analysis time analyzed, because their surrounding subcircuits do not

next window. The time window needs to be as large as possi- the internal waveforms $x₁(t)$, corresponding to nodal voltages ble to allow the SCkts to operate with independent time steps or current external or internal to the given subcircuit SCkt,

-
-

$$
|x_E^{(w)}(t) - x_E^{(w-1)}(t)| \le \epsilon_A + \epsilon_R \max_{t \in [0,T]} \|x_E^{(w-1)}\|_{\infty} \tag{37}
$$

where ϵ_{λ} is the absolute waveform error and ϵ_{β} is the

mulated time points. By limiting the number of time points
within a window, memory requirements can easily be man-
aged and correct light is declared latent and is not ana-
aged and controlled.
In general, it is very hard

the end of the time window *T* due to the nonuniform conver- **PARALLEL WAVEFORM-RELAXATION-BASED** gence of the WR process. This nonuniform convergence was **CIRCUIT SIMULATION** considered earlier. The partial waveform convergence is given by the following algorithm. Parallel implementations of WR have been investigated by

-
-

$$
\|x_E^{(w)}(t) - x_E^{(w-1)}(t)\| \le \epsilon_A + \epsilon_R \max_{t \in [0,\hat{t}]} \|x_E^{(w-1)}\|_{\infty} \tag{38}
$$

where ϵ_A is the absolute waveform error and ϵ

the entire interval $[0, T]$ for iteration $(w + 1)$, but only over generally increases. Therefore as circuit size the shorter interval \hat{f} T. The application of partial waveform opportunities for parallelism also increa the shorter interval $[\hat{t}, T]$. The application of partial waveform convergence can lead to an appreciable improvement in overall efficiency. For example, the solution of a clock-signal-gen- **Architecture Considerations** IBM RS/6000 workstation required 2861 CPU seconds when
parallel-processing machines can be grouped into two classes:
partial waveform convergence was not used, versus only 2430 single-instruction, multiple-data (SIMD) and CPU seconds using the partial waveform convergence just mentioned. processor executes the same instructions on different data

ent ways due to its iterative basis. Here, we consider two dif- on different data, which implies that parallel WR is best
ferent important aspects on how a WR circuit solver can in- suited for a MIMD architecture. Addition ferent important aspects on how a WR circuit solver can in- suited for a MIMD architecture. Additionally, both SIMD and teract with other circuit solvers. Several circuit simulators must cooperate together in a multilevel simulation environ- distributed memory. In a shared-memory machine, each proment. A higher-level simulator may have to be coupled to a cessor is capable of accessing all memory in the machine. It
WR circuit solver. A multirate waveform interface (49.50) is is usually the programmer's responsibilit WR circuit solver. A multirate waveform interface $(49,50)$ is a very good way to couple tools together by exchanging wave- two processors attempt to access the same memory locations forms during each time window. However, the coupled wave- simultaneously. The Cray C-90^{rm} and SGI I forms during each time window. However, the coupled waveforms may have to be subjected to some processing such that are examples of shared memory MIMD machines. In a disthe waveforms fullfill the appropriate smoothness conditions. tributed memory machine, each processor has its own local
The WR solver will supply the appropriate master time memory, which cannot be accessed by other proces The WR solver will supply the appropriate master time

which the waveforms are preconditioned with some other waveforms. Very good waveforms may be obtained from a The IBM $SP2^m$, Intel Paragon^{m}, and Cray T3D^m are exam-
faster more approximate circuit simulator. We did some infor- ples of more closely coupled distributed-me faster more approximate circuit simulator. We did some informal studies of the preconditioning process by distorting the chines. One advantage of distributed-memory machines is solution waveforms obtained from a WR solver. We discovered that no single processor needs to have enough memory to hold two different regimes. Very rapid convergence to the exact all of the data for analysis. This becomes increasingly imporwaveforms was observed, provided that the distortion was not tant as circuit sizes increase. On the other hand, shared memtoo large. For the case in which the distortion was large, the ory permits faster exchange of data among processors. starting waveforms seem to have little impact on the conver- As stated above, a MIMD architecture is well suited for gence behavior. It should be noted that many other situations WR where parallelism is applied at the subcircuit level with are relevant. For example, in a hierarchical situation as is each processor solving its own set of subcircuits. Either shown in Fig. 1 only a few waveforms need to be known at an shared or distributed memory can be used, each with its own interface between the functional units to enable the analysis advantages and disadvantages. In a shared-memory environof other functional units using existing waveforms for WR. ment, it is easier to balance work load among the processors,

many researchers $(47.51-57)$ since the approach is ideally **Definition 5.** A SCkt is said to be partially converged or \hat{t} suited for parallelization. Many of the techniques developed partially latent if \hat{t} cause each subcircuit is solved independently, subcircuits can 1. The SCkt has been analyzed at least once for the pres-

entime window T.

2. All waveforms $x_k(t)$ associated with the SCkt do not solve. Once waveforms are available, a processor can then solve. Once waveforms are available, a processor can then change up to the time point \hat{t} for (w) and $(w + 1)$. This solve a subcircuit over a time window *T*. Only after a subcirchange is measured as cuit has been solved is there a need to share data among processors. This results in infrequent sharing of relatively large *x* blocks of data among processors. Generally the time to solve (*w*) each subcircuit is relatively long compared with the time needed to communicate results among processors. This implies that the ratio of time for computation to communication relative waveform error. will be high, and good parallel speedups are possible. Moreover, as circuit size increases, the size of each subcircuit often Then the subcircuit SCkt does not need to be re-solved over remains relatively constant, while the number of subcircuits a entire interval [0, T] for iteration $(m + 1)$ but only over generally increases. Therefore as circu

streams. In a MIMD machine, each processor executes different instructions on different data streams. Parallel WR solves **Coupled and Preconditioned WR**
different subcircuits on each processor, and therefore each The WR approach has the potential to be used in many differ-
encessor will in general be executing different instructions
ent ways due to its iterative basis. Here, we consider two dif-
on different data, which implies tha windows.
Another approach has been proposed by Burrage (15) in processors. One form of distributed memory machine is a net-Another approach has been proposed by Burrage (15) in processors. One form of distributed memory machine is a net-
hich the waveforms are preconditioned with some other work of workstations using MPI to share data over a n

because each processor has complete access to all data rela- Although the parallel GS method will retain a faster con-

be done often, it may be faster to stay with a suboptimal subc- cessors available to solve the problem. ircuit to processor assignment. In addition, performance may Another implementation consideration is memory usage.

general, converge in fewer iterations than the GJ algorithm, to be for iteration (*w*). Consequently, the parallel GS method and is usually the favored implementation for sequential pro- can be implemented to use less storage per processor than the cessing. However, the faster convergence rate of the GS algo- GJ method. The alternative is to defer sharing of data until rithm is derived from an ordering and scheduling of subcircu-
its that limits parallelism. Parallelism is limited by the communication bottlenecks and substantially reduce perfornumber of subcircuits that can be scheduled at each Seidel mance, especially for distributed-memory machines. level. Circuits that partition into long chains of subcircuits With the GS algorithm, data must be shared among pro-
with little fanout will have little parallelism to exploit. cessors throughout the analysis of a time win with little fanout will have little parallelism to exploit, cessors throughout the analysis of a time window in order for
whereas circuits like the DRAM error correction circuit shown the solution to proceed. If input wave in Fig. 2 offer a great deal of potential parallelism. In con- to solve a subcircuit, a processor may have to wait for data to trast, parallelism using the GJ algorithm is limited only by be computed on another processor. So not only does the GS the number of subcircuits. With the GJ algorithm, during algorithm limit parallelism, it also may introduce bottlenecks waveform iteration $(w + 1)$ all subcircuits are solved using and adversely affect load balance among processors. In an atinput waveforms computed during iteration (*w*). Hence no or- tempt to reduce these effects, Zukowski and Johnson (60) dering of subcircuits is necessary. This implies that once all have reported implementation of a "mixed" Seidel–Jacobi or subcircuits have been solved for an iteration, all data are bounded-chaotic algorithm that attempts to solve all subciravailable to schedule all subcircuits for the next iteration. cuits using the GS algorithm. However, if a processor is idled Consequently, the GJ algorithm has the potential for parallel- due to lack of input waveforms for the current iteration, a ism that is equal to and increases linearly with the number subcircuit is chosen to be solved using whatever waveforms of subcircuits. are available. Some inputs may be from the current, while

tive to the analysis. As each processor completes an analysis vergence rate over the GJ method (fewer iterations), because of a subcircuit, it solves the next subcircuit that is ready to of the limits on available parallelism, the time to complete be processed (51). In this way, slower processors will automat- those iterations may actually be longer than the time to comically take on less work, while faster processors will do more. plete the GJ iterations. If the number of available processors One associated disadvantage is that a relatively complicated is large, the GJ algorithm will in general be able to use all of locking mechanism must be implemented to prohibit different them. The GS algorithm, on the other hand, will only be able processors from trying to read and write the same data at the to use effectively a number of processors equal to the maxisame time. Another is that all input data and computed re- mum number of subcircuits scheduled at any Seidel level. sults must fit within the globally shared memory. Therefore, the GS algorithm is not necessarily the best algo-Distributed memory eliminates problems relating to simul- rithm for parallel processing. However, if the number of protaneous access of data and the need to have all data fit within cessors is smaller than the average number of subcircuits at one global memory. However, because all data are not easily each Seidel level, then the GS method is probably the better accessible to all processors, it is harder to balance work load. choice. In such cases parallelism will be limited by the num-Most implementations statically assign subcircuits to pro- ber of processors, and the faster convergence rate of the GS cessors at the beginning of an analysis using a combination algorithm will result in a faster solution. In most applications of heuristics to attempt to predict and balance work load and the number of processors is limited, whereas the number of communication patterns (56). Dynamic work load balancing subcircuits and their relationship to one another is circuit de- (59) requires the transfer of subcircuits and their ''state'' from pendent. The best implementation would be to include both one processor to another, which may be several thousands of algorithms with automatic selection of the GS or GJ algobytes. If these transfers cannot be done quickly or they must rithms based upon circuit topology and the number of pro-

be affected by the time required to share data among pro- In order to determine convergence, at any iteration $(w + 1)$, cessors. Fortunately, windowed WR at the subcircuit level re- both GS and GJ algorithms require storage to hold computed quires infrequent sharing of data among processors. Never- waveforms for iterations (w) and $(w + 1)$. For each subcircuit, theless, the time to communicate results may be a significant complete waveforms must be retained for all computed waveportion of total job time. Consequently, most MIMD imple- forms for two iterations. For a single processor, this implies mentations attempt to minimize communication by assigning that all waveforms must be stored twice. However, on a multisubcircuits that share data to the same processor and to processor system, each processor only needs to store iteration "hide" communication overhead by overlapping communica- (*w*) and $(w + 1)$ values for those waveforms that are actually tion and computation, that is, by continuing to compute addi- computed on that processor, along with waveforms for either tional results while communication is progressing. The under- the (w) or $(w + 1)$ iteration of inputs solved on other proceslying assumption is that parallel WR is applied to very large sors. Input waveforms are needed for iteration (w) when using circuits that partition into many subcircuits, and that there the GJ algorithm and for iteration $(w + 1)$ when using the are many more subcircuits than processors. Therefore, each GS algorithm. With the GS algorithm, newly computed waveprocessor will generally have sufficient work to remain active forms can be shared with other processors immediately. Howwhile data are being shared among processors. ever, unless each processor maintains storage for inputs for both iterations $(w + 1)$ and (w) , the GJ algorithm must delay sharing newly computed waveforms among processors until **Algorithm Selection** all processors have completed each waveform iteration. Oth-It was shown earlier that the GS relaxation algorithm will, in erwise, data for iteration $(w + 1)$ may overwrite data expected communication bottlenecks and substantially reduce perfor-

the solution to proceed. If input waveforms are not available

others may be from the previous iteration. The algorithm is bounded in that waveforms can be at most one iteration behind the current iteration, like the Jacobi algorithm. The hope is that a solution will be completed faster if processors remain busy, even if all of the input waveforms do not meet strict Seidel ordering. For circuits with large fanouts that permit the effective use of a large number of processors, this implementation retains the faster convergence rate of the GS algorithm. For circuits with less fanout, this technique should take no longer than the GJ algorithm in which all input waveforms are from the previous iteration.

Implementations

Parallel WR may be implemented using either a master– slave or a data-driven paradigm. In a master–slave implementation, one processor serves work to the others and synchronizes each iteration of the analysis. The master–slave setup is well suited for a shared-memory machine, because all data are available to all processors, and therefore the master can quickly assign any work item to any processor without

With either implementation, whenever input data are avail- circuits using all 256 processors. able to solve a subcircuit, the circuit can be scheduled for analysis. In general, there will be many more subcircuits than **SUMMARY AND CONCLUSIONS** processors, and each processor will have more than one subcircuit that can be solved at any time. Under such conditions, We summarize the state of the waveform-relaxation techlevel 5. The subcircuit whose outputs are needed at level 4 ther innovations as well as applications. should be solved first. This will permit the outputs to be com- The WR approach shows a clear speed advantage for very

matrix size, and the multirate speedup. However if feedback more interest to EDA companies.

the need to transmit large quantities of data. In addition, the
master can maintain data integrity by only permitting one
processors cut such that two (or more) similarly sized subcircu-
its are created, these subcircuits subcircuits. These results were obtained using the experimen- **Efficiency Improvements** tal Victor, V256 processor described in Ref. 56, with the larger

a choice must be made as to the order in which the subcircuits niques in this article. WR is a very active area of research as are solved. When using the GJ algorithm, the choice is unim- is evident from the publications listed here, which are only a portant. However, when using the GS algorithm, this choice fraction of all the work done in this area. Also, there are many may greatly affect overall performance and throughput. The more relevant works on WR that are of interest. To mention subcircuits for which data are available should be sorted and just a few topics of interest, there are the faster sensitivity solved in order based upon the level at which their outputs computations by Chen and Feng (61) and the related error are needed. For example, consider the situation in which a measuring technique by Gristede, Zukowski, and Ruehli (62). processor has two subcircuits that can be solved. One has out- Other work of importance is hierarchical WR by Saviz and puts that are needed as inputs to another subcircuit at level Wing (35). We hope that it is evident from this article that 4, while the other subcircuit's outputs are not needed until WR is an interesting area of research with potential for fur-

municated to other processors while the second subcircuit is large circuits over conventional circuit solvers. However, even being solved. Hopefully the data will arrive before the second today a fast workstation is required to run circuits that are processor finishes the subcircuits it is currently solving, and large enough to show substantial gains. This may be of interthe processor will not have to wait for data. est for a large company or to a university, but it is of a lesser In the previous section "Ordering and Scheduling," options interest to the average user of a circuit solver like the many were discussed for dealing with feedback loops. However, the SPICE-like tools that may run on a small machine. We expect choice of whether to break feedback loops into SCkts is differ- that the WR approach will become much more popular with ent when using a multiprocessor system (46). One of the pri- the next generation of high-performance workstations, which mary goals of parallel WR is to keep all of the processors busy include multiple processors at a more moderate price. As is most of the time. Feedback loops that are merged into a single evident from this article, the gains in compute time will be subcircuit maintain strict GS ordering, but they create larger substantial. We expect that the availability of parallel comsubcircuits. This has a negative impact on load balancing, puting for a wider audience will make the WR algorithms of

Table 3. Timing Results

- 948–958, 1989. 1. L. W. Nagel, *SPICE2, a computer program to simulate semiconductor circuits,* Memo UCB/ERL M520, University of California, 24. G. D. Gristede, A. E. Ruehli, and C. A. Zukowski, Convergence
- program, *IEEE Trans. Circuit Theory,* **CT-20**: 628–634, 1973. 25. U. Miekkala, O. Nevanlinna, and A. E. Ruehli, Convergence and
-
- 4. C. Visweswariah and R. A. Rohrer, Piecewise approximate circuit simulation, *IEEE Int. Conf. Comput.-Aided Design ICCAD*, No- $605-611$. vember 1989. 26. B. Leimkuhler, U. Miekkala, and O. Nevanlinna, Waveform re-
- 123–145, 1991. lation, *IEEE Trans. Comput.-Aided Des. IC's Syst.,* **CAD-13**: 746–
- analysis of larger scale circuits containing one-way macromodels, I-II), IMA Volumes in I_{E}
REE Trans, Circuits Syst. CAS-29: 185–191, 1982. Vork: Springer, 1992. *IEEE Trans. Circuits Syst., CAS-29: 185-191, 1982.*
- The waveform relaxation method for the time-domain analysis of laxation, *Appl. Numer. Math.,* **11** (3): 211–224, 1993. large scale integrated circuits, *IEEE Trans. Comput.-Aided Des.* 29. C. W. Gear, *Numerical Initial Value Problems in Ordinary Differ-*
- 8. J. White and A. Sangiovanni-Vincentelli, Relax2: A Modified 30. K. J in 't Hout, On the convergence of waveform relaxation meth-
Waveform Relaxation Approach to the Simulation of MOS Digital
Logic, IEEE Proc. Int. Symp.
-
-
-
-
-
- *Aided Des.,* 1988, pp. 442–445. 14. P. Debefve, F. Odeh, and A. Ruehli, in A. Ruehli (ed)., *Circuit Analysis, Simulation and Design, New York: Elsevier, North-Hol-*
- 15. K. Burrage, *Parallel and Sequential Methods for Ordinary Differential Equations,* Oxford, UK: Oxford Science, 1995. 37. J. White and A. L. Sangiovanni-Vincentelli, Partitioning Algo-
-
-
- 18. J. White et al., Waveform relaxation: Theory and practice, *Trans.*
- 19. J. White and A. Sangiovanni-Vincetelli, *Relaxation Techniques for* Waveform Relaxation, *Proc. Eur. Des. Automat. Conf. EDAC*, The
 the Simulation of VLSI Circuits, Norwell, MA: Kluwer, 1987. Netherlands, February 1
- Improve Waveform Relaxation Convergence, *Proc. Int. Conf. Com-*
- 21. U. Miekkala and O. Nevanlinna, Sets of convergence and stabil-
- *Algorithms,* Reading, MA: Addison-Wesley, 1983. 22. M. Reichelt, J. White, and J. Allen, Waveform Relaxation for Transient Two-Dimensional Simulation of MOS Devices, *Proc.* 42. M. E. Mokari-Bolhassan, D. Smart, and T. N. Trick, A New Ro-412–415. *Proc. Int. Symp. Circuits Syst., ISCAS-85,* November 1985.
- **BIBLIOGRAPHY** 23. M. P. Desai and I. N. Hajj, On the convergence of block relaxation methods for circuit simulation. *IEEE Trans. Circuits Syst.,* **36**:
- Berkeley, May 1975. **properties of waveform relaxation based circuit simulation meth-**2. W. T. Weeks et al., Algorithms for ASTAP—a network analysis ods, to appear in *IEEE Trans. Circuits Syst.* **45** (7): July, 1998.
- 3. R. Saleh, S-J. Jou, and A. R. Newton, *Mixed-mode simulation and* Circuit Partitioning Aspects for Waveform Relaxation, in D. W. *analog multi-level simulation,* Norwell, MA: Kluwer, May 1994. Walker and Q. F. Strout (eds.), *Proc. 5th Distrib. Memory Comput.*
- 1. Bevgan and R. A. Rohrer, Adaptively controlled explicit simu-

123–145. 1991.

123–145. 1991.

123–145. 1991.
- 762, 1994. 27. A. E. Ruehli and C. A. Zukowski, Convergence of Waveform Re-6. A. E. Ruehli, A. L. Sangiovanni-Vincentelli, and G. Rabbat, Time laxation for RC Circuits, in X. Odeh et al., *Semiconductors* Part
- 7. E. Lelarasmee, A. E. Ruehli, and A. L. Sangiovanni-Vincentelli, 28. B. Leimkuhler and A. Ruehli, Rapid convergence of waveform re-
	- *Intial Equations, Englewood Cliffs, NJ: Prentice-Hall, 1971.*
	-
- on waveform relaxation, *Conf. Comput. Des.,* 1984, pp. 507–514. *angew. Math. Mech.,* **⁷³** (7/8): 925–927, 1993.
- 10. U. MIEKKala and U. Nevanlinna, Convergence of waveform relax-
ation method, *IEEE Int. Conf. Circuits Syst., ISCAS-88*, 1988,
pp. 1643–1646.
11. A. Lumsdaine and J. White, Accelerating waveform relaxation
11. A. Lumsda
- 11. A. Lumsdaine and J. White, Accelerating waveform relaxation
methods with applications to parallel semiconductor device simu-
lation, Numer. Funct. Anal. Optimiz., 16 (3+4): 395–414, 1995.
12. S. Vandewalle and R. Pies
	-
	-
	- laxation Time-Domain Analysis of VLSI Circuits, *IEEE Proc. Int.* land, 1987.
- 16. C.-W. Ho, A. Ruehli, and P. Brennan, The modified nodal aprenting and Parallel Implementations of Waveform Relaxation Alproach to network analysis, *IEEE Trans. Circuits Syst.*, **CAS-22**:
504–509. 1975. *Circuits* 5954
- 17. K. R. Schneider, A remark on the waveform relaxation method, 38. T. J. Cockerill, et al., Toggle: A Circuit Analyzer for MOSFET VLSI, *Proc. Int. Conf. VLSI and Comput. COMP-EURO'87, Ham- Int. J. Circuit Theory Appl.,* **19**: 101–104, 1991.
	- *Soc. Comput. Simulation,* **2** (2): 95–133, June 1985. 39. W. John, W. Rissiek, and K. L. Paap, Circuit Partitioning for
- 20. C. H. Carlin and A. Vachoux, How to Use Underrelaxation to 40. D. Dumlugol, J. Cockx, and H. DeMan, Segmented waveform converged by the Contraction of accurate starting waveforms in cir-
Improve Waveform Belaxation Con *put.-Aided Des. ICCAD-87,* November 1987. cuit simulation, *Tech. Report Katholieke Universitiet Leuven,*
	- ity regions, *BIT,* **27** (4): 554–584, 1987. 41. A. V. Aho, J. E. Hopcroft, and J. D. Ullman, *Data Structures and*
	- *Int. Conf. Comput.-Aided Des. ISCAS-89,* November 1989, pp. bust Relaxation Technique for VLSI Circuit Simulation, *IEEE*

354 CIRCUIT ANALYSIS COMPUTING OF SEMICONDUCTOR PACKAGES AND SYSTEMS

- 43. R. Jeltsch and B. Pohl, *Waveform relaxation with overlapping systems, Report No. 91-02, Seminar für Angewandte Mathematik,* ETH Zürich, 1991.
- 44. F. Odeh, A. Ruehli, and C. H. Carlin, Robustness Aspects of an Adaptive Waveform Relaxation Scheme, *IEEE Proc. Int. Conf. Comput. Des., ICCD,* Rye, NY, October 1983, pp. 396–399.
- 45. F. L. Juan and C. W. Gear, *Accuracy increase in waveform Gauss Seidel,* Comp. Sci. Dept. Report 1518, University of Illinois, Urbana-Champain, 1989.
- 46. T. A. Johnson and A. E. Ruehli, Parallel Waveform Relaxation of Circuits with Global Feedback Loops, *Proc. 1992 Des. Automat. Conf.,* Anaheim, CA, June 1992, pp. 12–15.
- 47. L. Peterson and S. Mattison, The design and implementation of a concurrent circuit simulation program for multicomputers, *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,* **12**: 1004– 1014, 1993.
- 48. P. Debefve, H. Y. Hsieh, and A. E. Ruehli, Wave Convergence Algorithms for the Waveform Relaxation Method, *IEEE Proc. Int. Conf. Comput. Aided Des., ICCAD,* November 1984.
- 49. S. Skelboe, Stability properties of backward differentiation multirate formulas, *Appl. Numer. Math.,* **5**: 151–160, 1989.
- 50. M. Günther and P. Rentrop, Partitioning and multirate strategies in latent multirate electric circuits, *Int. Ser. Numer. Math.,* **117**: 33–60, 1994.
- 51. D. Smart and T. Trick, Increasing Parallelism in Multiprocessor Waveform Relaxation, *Proc. Int. Conf. Comput.-Aided Des. IC-CAD-87,* November 1987, pp. 360–363.
- 52. A. Sangiovanni-Vincentelli, *Parallel Processing for Simulation of VLSI Circuits,* Amsterdam: Elsevier,1988.
- 53. S. Raman and L. M. Patnaik, HIRECS: Hypercube implementation of relaxation-based circuit simulation, *Int. J. High Speed Comput.,* **1** (3): 399–432, 1989.
- 54. R. Saleh et al., Parallel circuit simulation on supercomputers, *Proc. IEEE,* **77**: 1915–1931, 1989.
- 55. P. Odent, L. Claesen, and H. DeMan, Acceleration of relaxationbased circuit simulation using a multiprocessor system, *IEEE Trans. Comput.-Aided Des.,* **9**: 1063–1072, 1990.
- 56. T. A. Johnson, Waveform-relaxation-based circuit simulation on the Victor V256 parallel processor, *IBM J. Res. Devel.,* **35** (5): 707–720, 1991.
- 57. A. D. Jalnapurkar, C. D. McCrosky, and H. C. Wood, Simulation of MOS VLSI circuits using parallel processors, *1993 Wescanex,* 1993, pp. 171–176.
- 58. P. Banerjee, *Parallel Algorithms for VLSI Computer-Aided Design,* Englewood Cliffs, NJ: Prentice-Hall, 1994.
- 59. L. Peterson and S. Mattisson, Dynamic Partitioning for Concurrent Waveform Relaxation Based Circuit Simulation, *1993 IEEE Int. Symp. Circuits Syst.,* May 1993, pp. 1639–1642.
- 60. D. Zukowski and T. A. Johnson, Efficient Parallel Circuit Simulation Using Bounded-Chaotic Relaxation, *1992 IEEE Int. Symp. Circuits Syst.,* May 1992, pp. 911–914.
- 61. C.-J. Chen and W.-S. Feng, Transient Sensitivity Computations of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Relaxation, *Proc. 1994 Des. Automat. Conf.,* San Diego, CA, June 1994, pp. 581–585.
- 62. G. D. Gristede, C. A. Zukowski, and A. E. Ruehli, Measuring error propagation in waveform relaxation algorithms, *IBM Res. Report,* June 1997.

ALBERT E. RUEHLI IBM Research Division THOMAS A. JOHNSON IBM Microelectronics Division