**516 PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR**

# **PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR**

Portable communication products are currently being driven towards smaller and lighter form factors; one of the thrust areas has been smaller packaging. Assembly-level reliability characterization of a few such chip-scale packages [including the flex-substrate ball–grid array (BGA), elastomer-on-flex package, and overmolded partial-array BGA] is discussed in this article.

# **PACKAGE ARCHITECTURE—AN OVERVIEW**

## **Flex-Substrate Ball–Grid Array Packages**

The flex-substrate BGA is a chip-scale package that consists of a chip wirebonded to a single-sided flex-polyimide substrate



**Figure 1.** Schematic of a flex-substrate BGA cross section.

(75  $\mu$ m thick). The wirebonded assembly is overmolded. All the package inputs and outputs (I/Os) that communicate with the board are routed to pads on the chip side of the polyimide<br>substrate. The package-to-board connections are made with<br>63% Sn-37% Pb solder balls, which go through holes in the<br>substrate and connect to the solder pads on

package. The package consists of a chip flipped onto an elasto- the SLICC package over wirebonded packages [OMPAC, meric substrate. All the I/Os of the chip are routed to a single- Quad-Flat Package (QFP) etc.] because of the increased area sided flexible circuit, which is bonded to the other side of the that is available to route the runners under the IC. This area elastomeric substrate by beam leads (gold, 18  $\mu$ m thick). The underneath the IC is critical to routing the I/Os from the IC beam leads are extensions of the printed circuit on the flexible to the bottom side in the most efficient manner. As PCB techcircuit, which are connected to 63% Sn–37% Pb solder balls. nologies lend themselves to finer lines and spaces, smaller The package is exactly the size of the chip, is 80% smaller plated vias, and better tolerances, this approach can result in than a comparable 40-lead thin-small outline package (TSOP) carriers that can theoretically be the same size as the IC in and is 17% thinner, measuring just 1 mm in thickness. The the *x* and *y* dimensions. elastomer-on-flex 48-I/O package has 0.3 mm (11.81 mil) di- The flip chip is assembled to the interposer board via alignameter solder balls at 0.65 mm pitch (Fig. 2). Two versions of ment on the C4 bump cell and subsequent reflow soldering in the elastomer-on-flex interposer CSP (from a single source) a convection reflow process. The low-temperature solder on have been characterized in this study—the 48-pin and the 40- the board reflows and forms the interconnect between the pin. Both the 40-bump and 48-bump versions have 0.3 mm chip and the board. The high-temperature solder on the chip (11.81 mils) diameter solder balls at 0.75 mm pitch (Figs. 2 is not reflowed, and the presence of this solder bump helps to 5). maintain the standoff between the chip and the board. The

Figure 6 is a schematic of a Motorola SLICC (or Motorola<br>JACS-Pak) package mounted to a main printed circuit board<br>(PCB); Table 1 gives typical characteristics. An IC with high-<br>lead solder bumps (e.g., 97% Pb–3% Sn or 95% underfilled using conventional flip-chip processes. Active I/Os are routed, through PTHs (plated-thru hole), to an array of solder pads on the underside of the package, as in pad array



**Figure 2.** Schematic of an elastomer-on-flex package cross section. interposer chip-scale package.



**Figure 3.** 40-pin elastomer-on-flex interposer chip-scale package.

**Elastomer-on-Flex Packages Elastomer-on-Flex Packages** about 0.060 in. to 0.100 in. (0.15 cm to 0.25 cm) larger than The elastomer-on-flex package is a BGA format chip-scale the IC on a side. The area efficiency is greatly enhanced for

C4 bonded chip is then underfilled. The package solder-joint **Rigid-Interposer Flip-Chip Packages** bumping is done using the conventional BGA bumping



**Figure 4.** Non-daisy-chained 48-pin version of the elastomer-on-flex

### **518 PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR**



**Figure 5.** Daisy-chained 40-pin version of the elastomer-on-flex interposer chip-scale package.

packs prior to mounting the waffle packs for chip placement. The chips are picked from the waffle packs and visually aligned (using the imaging system on the C4 bump cell) so that the pads on the interposer substrate overlap the bumps flowed. The array is then singulated by sawing, using precion the chip. Flux is then dispensed at the bonding site on sion sawing equipment. the interposer substrate. The chip is placed immediately after dispense, before the flux dries up. This is very important, **THERMAL FATIGUE RELIABILITY** since the flux contains a tacky medium that holds the chip in place during population of the interposer substrate and trans- **Nonlinear Finite-Element Model Predictions** fer to the convection furnace, and in the convection furnace prior to reflow. After the chips have been placed on the inter- Thermal fatigue reliability has been predicted using nonlinposer substrate, the pallet is fed into the reflow oven to form ear finite-element models under both accelerated test condithe C4 joints. The low-temperature solder on the interposer tions and field-use conditions for all the chip-scale packages. wicks up and forms a joint with the high-temperature solder

Underfilling is carried out by dispensing underfill material around all of the chip and the material is pulled in by sub*jecting the assembly to cyclic application of vacuum and air <i>d* pressure for two or three cycles. Acoustic microscopy has been used to verify the complete underfilling of the chip by vacuum where the dynamic hardening is represented by infiltration (Fig. 8). For the underfill to be effective at all, it is extremely important for the material to engulf the solder joints and have maximum adhesion in the peripheral region. The risk to the integrity of the device with some trapped voids in the center is minimal.  $\qquad \qquad \text{and}$ 

The BGA ball-bumping process involves dispensing flux on each of the C5 pads and placing solder spheres. After the  $s^* = \tilde{s} \left( \frac{d^p}{A} e^{Q/RT} \right)$  array has been populated with solder spheres, it is then re-

# **Table 1. SLICC Characteristics**



<sup>*a*</sup> Center to center.

on the chip.<br> **Solder Constitutive Behavior.** Constitutive behavior of the<br>
Underfilling is carried out by dispensing underfill material solder has been modeled using a sinh-viscoplastic law (1),

$$
d^{p} = Ae^{-Q/RT} \sinh\left(\xi \frac{\sigma}{s}\right)^{1/m}
$$
 (1)

$$
\frac{ds}{dt} = \left[ h_0 \left| 1 - \frac{s}{s^*} \right|^a \text{sign}\left( 1 - \frac{s}{s^*} \right) \right] d^p \tag{2}
$$

$$
s^* = \tilde{s} \left( \frac{d^p}{A} e^{Q/RT} \right)
$$
 (3)



**Figure 6.** Schematic of a SLICC package.



**Figure 7.** Cross section of SLICC (JACS-Pak) package.

where  $d^p$  is the effective inelastic deformation resistance,  $\sigma$  is culated from the effective Cauchy stress, *s* is the deformation resistance,  $s^*$  is the saturation value of the deformation resistance,  $\tilde{s}$  is the saturation value of the coefficient of deformation resistance, A is the preexponential, Q is the activation energy, m<br>is the strain-rate sensitivity,  $h_0$  is the constant rate of thermal<br>hardening, and T is the absolute temperature. The deforma-<br>dicted component life derived tion resistance represents the isotropic resistance to inelastic<br>flow of the material. The material parameters in this constitutions damage relationships used for correlating damage to life<br>tutive equation, A, Q, m, x, h<sub></sub> temperature-independent in the temperature and strain range of interest (Table 2).

The solder-joint reliability has been predicted based on the following approach: If  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ , . . .,  $R_q$  represent the reliabilities of individual joints, calculated from nonlinear finite-element simulations, then the component reliability can be calculated as follows (series system):

$$
R_{\rm c} = R_1 R_2 R_3 R_4 \cdots R_q \tag{4}
$$

(4) can be reexpressed as follows: devices.

$$
R_{\rm c} = R_i^q \tag{5}
$$



derfill. **dinal staggers and longitudinal skews between succes-**

# **PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR 519**

The accelerated test data on the thermal fatigue solderjoint failure distribution have been fitted with a Weibull distribution with a cumulative failure distribution given by

$$
F(t) = 1 - \exp\left[-\left(\frac{t - t_0}{\eta}\right)^{\beta}\right]
$$
 (6)

The reliability is inversely given by  $R(t) = 1 - F(t)$ . Taking the natural logarithm of Eq. (5) and substituting for joint reliability from Eq. (6), we obtain

$$
\frac{\ln R_{\rm c}}{q} = -\left(\frac{t - t_0}{\eta}\right)^{\beta} \tag{7}
$$

Thus, the failure-free life, or B1 life, for the component (the time to failure of 1% of the component population) can be cal-

$$
t_{\text{f,c}} = t_0 + \eta \left(\frac{-\ln R_c}{q}\right)^{1/\beta} \tag{8}
$$

$$
N = 7860(\Delta W)^{-1.00}
$$
\n
$$
\frac{da}{dN} = (4.96 \times 10^{-8})[(\Delta W)^{1.13}]
$$
\n
$$
\alpha_{\rm w} = N_{i,s} + \frac{a - (N_{i,s} - N_{i,p})}{\frac{da_{\rm p}}{dN} + \frac{da_{\rm p}}{dN}}
$$
\n(10)

where  $\Delta W$  is the plastic work per cycle,  $\alpha$  is the crack length, Ideally, since all the joints are equidistant from the neutral  $N$  is the number of cycles,  $\alpha_w$  is the characteristic life, and<br>point of the package, the reliabilities (or inversely the proba-<br>bilities of failure) shoul

> *Flex-Substrate Ball–Grid Array. A nonlinear finite-element* model has been developed for the flex-substrate BGA package (Fig. 9). Major geometry and architecture variables affecting reliability were identified and incorporated in the model, including:

- 1. xpklen, ypklen, pkhgt: the package length, width, and thickness
- 2. chlnx, chlny, chthk: chip length, width, and thickness
- 3. njt: number of solder joints
- 4. jheight: solder-joint height
- 5. rjbase, rjtop, rjint; jtheta; jskang: joint radius at the base, at the top, and at user-specified intermediate locations; joint vertical inclination (perfectly vertical joint has zero inclination); joint horizontal skew angle
- 6. nclm, nrow: numbers of rows and columns of solder joints
- Figure 8. Acoustic microscope image of SLICC package after un-<br>
7. xstagr, ystagr, xskew, yskew; xmrgn, ymrgn: latitu-

Imposed Strain 1/K	Assembly <b>Stiffness</b>	$S_0$ (psi)	А $(\rm s^{-1})$		$\boldsymbol{m}$	$h_{\alpha}$ (psi)	$S^{\wedge}$ (psi)	$\boldsymbol{n}$	$\alpha$
$1e-4$	$1e+6$	$1.8e + 3$	$4e+6$	$1.5\,$	0.303	$2e+5$	$2.00e + 3$	0.07	$1.3\,$
	$1e + 7$			$1.6\,$	0.29		$2.16e + 3$		$1.5\,$
	$1e+8$			1.7	0.28		$2.32e + 3$		1.6
	$1e+9$			$1.8\,$	0.27		$2.55e + 3$		1.7
$1e-3$	$1e+5$ $1e+6$	$1.8e + 3$	$4e+6$	$1.2\,$ $1.5\,$	0.22 0.24	$2e+5$	$1.8e + 3$ $2.0e + 3$	0.02	$1.5\,$

**Table 2. Constants for the Anand Viscoplastic Formulation as a Function of Strain Rate and Assembly Stiffness**

sive rows and columns of the array; *x* and *y* margins cm). The  $48-I/O$ , 0.8 mm pitch flex-substrate BGA packages

- 
- 
- 
- 

ure is in the neighborhood of 598 cycles. Table 3 shows the effect of ball size on the reliability of the flex-substrate BGA. **Partial-Array Ball–Grid Array, 0.5 mm Pitch, 48-I/O Package.** Model predictions indicate an increase in the time to first fail-<br>ure from simulations have been used to eval-<br>ure from 125 cycles to 600 cycles of LLTS from  $-55^{\circ}$  to 125°C uate the effect of package and board materia ure from 125 cycles to 600 cycles of LLTS from  $-55^{\circ}$  to 125°C, uate the effect of package and board material properties on 5.8 c/h, with increase in the ball diameter from 0.3 mm to the thermal fatigue reliability of 5.8 c/h, with increase in the ball diameter from  $0.3$  mm to 0.45 mm. package. A quarter-symmetry nonlinear model has been de-

ity of the flex-substrate BGA. Model predictions indicate a de- because that is the symmetry of the geometry, loading, and crease in the time to first failure from 600 cycles to 550 cycles boundary conditions. The input material properties variables of LLTS from  $-55^{\circ}$  to 125°C, 5.8 c/h, with increase in the include board thickness, board coefficient of thermal expanboard thickness from 0.032 in. (0.081 cm) to 0.062 in. (0.157 sion [CTE,  $(\mu m/m)^{\circ}C$ ], organic-substrate CTE  $[(\mu m/m)^{\circ}C]$ ,

between the edge of the package and the first row or were soldered onto a 0.8 mm thick, immersion-Ni–Au-finish column PC board. The board assemblies were subjected to LLTS, 8. xpitch, ypitch: x and y pitches of the solder-joint  $-55^{\circ}$  to 125°C, 5.8 c/h. The failures were determined by rearray sistively probing the parts. The accelerated test data were<br>rather polymide-flax substrate thickness fitted with a Weibull distribution. Each of the data points rep-9. rghtk: polymide-flex substrate thickness<br>10. bdthk: PC board thickness<br>11. dtthk: die attach thickness<br>11. dtthk: die attach thickness<br>12. dtthk: die attach thickness<br>14. dtthk: die attach thickness<br>14. dtthk: die atta Figure 10 shows the viscoplastic strain energy density dis-<br>tribution in the solder joints during liquid-liquid tempera-<br>tribution in the solder joints during liquid-liquid tempera-<br>ture shock (LLTS) from  $-55^{\circ}$  to  $12$ 

Table 4 shows the effect of board thickness on the reliabil- veloped to model the package. Quarter symmetry was used



**Figure 9.** Nonlinear finite-element model for the flex-substrate BGA package.



**Figure 10.** Viscoplastic strain energy distribution in the solder joints of flex-substrate BGA during thermal shock.

and organic-substrate elastic modulus (psi); Table 5 shows the package–solder-joint interface. Table 6 shows the package the input deck for each for the variables. The board thickness time to first failure based on crack-propagation dynamics, stavariation reflects a range of 7 mils (0.2 mm) on a nominal tistical distribution of solder-joint thermal fatigue failures, thickness of 48 mils (1.2 mm). The board CTE variations re- and Monte Carlo simulations. The package time to first failflect the range of measured CTEs. Nonlinear finite-element ure shows a range of 125 cycles to 1025 cycles, depending on simulations have been run to evaluate the effect of material the package and board material properties. Simulation case 2 property variations on the thermal fatigue reliability during reflects the daisy-chained test board; the predicted 1025 cy-LLTS from  $-55$  to 125°C, 5.8 c/h. Figure 12 shows the loca- cles correlates well with the first failure in the neighborhood tion of the maximum viscoplastic strain energy density in the of 1000 cycles. solder joints at the two temperature extremes. The location of The 48-I/O, 0.5 mm pitch partial-array BGAs were solthe maximum strain energy density in all the cases was at dered to a 1.2 mm thick, OPC-finish PC board and subjected

**Table 3. Effect of Ball Diameter on the Time to First Failure for the Flex-Substrate BGA Package***<sup>a</sup>*

Ball Size (mm)	Predicted Time to First Failure (cycles)
0.3	125
0.45	600

**Table 4. Effect of Board Thickness on the Time to First Failure for the Flex-Substrate BGA Package***<sup>a</sup>*



*<sup>a</sup>* The package reliability decreases with decrease in ball diameter.

*<sup>a</sup>* The package reliability decreases with increase in board thickness.



**Figure 11.** Cross section of flex-substrate BGA thermal fatigue failure. The primary crack propagation site is at the solder-joint-to-package interface.

to LLTS,  $-55^{\circ}$  to 125 $^{\circ}$ C, 5.8 c/h. A second population of the nonlinear finite-element prediction from Figure 12 and Table parts was thermally aged at 170C for 144 h and subjected to 6—the daisy-chained test configuration corresponds to simu-LLTS. The failures were determined by resistively probing lation case 2 (model prediction TTF =  $1025$  cycles). The model the parts. The accelerated test data were fitted with a Weibull predictions thus show good agreemen distribution. Each of the data points represents probit data. data. Weibull distributions for both the aged and the unaged parts showed slopes in the neighborhood of 2.6 to 4.0 for unaged<br>  $(\beta = 4.218)$  and aged  $(\beta = 2.875)$  partial-array BGAs. These<br>
shape parameter values are characteristic of solder-joint fa-<br>
tigue. The characteristic life (TTF cycles, and the characteristic life for the aged joints is in the derfill and package-level solder joints); the user-specified joint<br>neighborhood of 1063 cycles. Note the horizontal shift in the geometry, including incline accelerated life distributions of the unaged and the aged in-plane skew, and pad misalignment; the chip length, width, narts, which indicates that the mechanism has not changed and thickness; the underfill of the end fille parts, which indicates that the mechanism has not changed, and thickness; the underfill of the but the life has decreased by a factor of 1.9. The time to first thickness; and the board thickness. but the life has decreased by a factor of 1.9. The time to first failure for the unaged parts is in the neighborhood of 1000 Bar samples of the underfill material 0.5 mm to 0.7 mm cycles, and that for the aged parts is in the neighborhood of thick, 6 mm to 7 mm wide, and 1 in. (2.5 cm) long were con-500 cycles. Figure 13 shows a cross section of a partial-array structed and subjected to a cantilever deflection test at differ-BGA package (48 I/Os, 0.5 mm pitch) after thermal fatigue ent temperatures and at two different cure conditions: 30 min failure—notice the primary crack propagation region at the at  $150^{\circ}$ C, and 15 min wait plus 60 min at  $155^{\circ}$ C. The elastic package-to-solder interface. This correlates very well with the modulus versus temperature is shown in Fig. 15. The CTE

predictions thus show good agreement with experimental







**Figure 12.** Viscoplastic strain energy density in the solder joints during liquid–liquid temperature shock—fifth cycle.

does not change with cure condition and stays at 20  $(\mu m/m)$  face. Typically this is the first interface to fail in thermal fa-

temperature were investigated for the underfilling process. underfill is completely detached from the chip. At that point, From the results of the LLTS test  $(-55^{\circ}$  to 125°C), it was the C4 solder joints fail in no more than a few cycles (shown found that the wait time during underfill cure had little or no with squares in Fig. 16). This is demonstrated by the almost effect on the life  $t_{50}$  of the chip–underfill interface. Only two parallel lines of initial delamination and solder-joint failures cure conditions (30 min at  $150^{\circ}$ C, and 15 min wait plus 60 for both the cure conditions. min at 155C) were examined for thermal fatigue modeling LLTS of the SLICC packages was also simulated. The purposes. The packages were examined under an acoustic mi- model predictions of the von Mises stress at the chip– croscope and subjected to electrical test to check for solderjoint failures after 100, 200, 300, 500, 700, 1000, and 1300 cycles.

The failure data have been fitted with a Weibull distribution in Fig. 16. The circles in the graph indicate the number cycles to initiation of delamination at the chip–underfill inter-

**Table 6. Model Predictions for the Various Property Data Sets**

		Viscoplastic Strain <b>Energy Density</b> $(psi \cdot in./in.)$	
Simulation	Primary	Secondary	Package Time to First
	Region	Region	Failure (cycles)
1	95.25	62.29	540
2	53.20	39.97	1025
3	320.875	284.73	125

<sup>°</sup>C up to the glass-transition temperature  $(T_s)$ . tigue in underfilled packages. After the initial delamination, Several combinations of wait time, cure time, and cure the crack propagates at the chip–underfill interface until the



**Figure 13.** Cross section of 0.5 mm pitch package after thermal fatigue failure. Notice the crack propagation at the package-to-solder interface.



site is typically at the edge of the chip at the chip–underfill initiation in the primary and secondary regions are in the<br>interface which is also the site of maximum von Mises stress neighborhood of 413 and 1357 respectiv interface, which is also the site of maximum von Mises stress neighborhood of 413 and 1357 respectively. The predicted concentration, both at the hot and at the cold end of the shock characteristic life for complete failure of the C4 joints is in<br>test. From Fig. 16, it can be seen that the cure for 30 min at the neighborhood of 8000 cycles test. From Fig. 16, it can be seen that the cure for 30 min at the neighborhood of 8000 cycles (assuming no delamination 150°C gives a characteristic life ( $\approx 289$  cycles) that is  $\frac{1}{2}$  of the chip-underfill interfac characteristic life from the cure condition of 15 min wait plus mental data in that the C4 joints fail only after the chip–<br>60 min at 155°C ( $\approx$  1759 cycles). Simulations were run to underfill interface delaminates. 60 min at 155 °C ( $\approx$  1759 cycles). Simulations were run to evaluate the reason for the difference in fatigue life. Elastic properties for the underfill, which were measured using a **Direct Chip Attach Versus SLICC in Thermal Fatigue.** Simula-Rheometrics DMA, were used for simulation purposes. From tions were run to evaluate the stresses in the chip and the<br>the simulation results it was seen that the mean von Mises underfill for direct chip attach (DCA) versus the simulation results, it was seen that the mean von Mises underfill for direct chip attach (DCA) versus the SLICC pack-<br>stresses for the two cure conditions were 1574 psi and 1831.5 age. The principal chip stresses at th stresses for the two cure conditions were 1574 psi and 1831.5 age. The principal chip stresses at the hot and the cold ends<br>nsi respectively [Fig. 21 for both DCA psi respectively [Fig. 18(a,b,c,d)]. The von Mises stress is cho- of the thermal shock cycle are shown in Fig. 21 for both DCA<br>sen as the failure indicator for interfacial delamination for and SLICC. The mean principal str sen as the failure indicator for interfacial delamination for and SLICC. The mean principal stress for DCA is in the<br>the chip-underfill interface because delamination is actuated neighborhood of 7690 psi (53.0 MPa), which the chip–underfill interface because delamination is actuated neighborhood of 7690 psi (53.0 MPa), which is higher than<br>by the differential shear between the chip and the underfill the mean principal stress for SLICC, in t by the differential shear between the chip and the underfill. the mean principal stress for SLICC, in the neighborhood of<br>The underfill material becomes more compliant with increase 5805.4 psi (40.02 MPa). The mean princip The underfill material becomes more compliant with increase  $5805.4$  psi (40.02 MPa). The mean principal stress was chosen<br>in cure time from 30 min to 60 min at 150°C, which means because in brittle material, such as sili in cure time from 30 min to 60 min at 150 $^{\circ}$ C, which means because in brittle material, such as silicon, the crack propaga-<br>an increase in fatigue life. It is unclear at this point how the tion is perpendicular to the an increase in fatigue life. It is unclear at this point how the tion is perpendicular to the maximum principal stress direc-<br>interface properties change with cure time. Experiments are tion. The mean principal stress is l interface properties change with cure time. Experiments are tion. The mean principal stress is lower than the fracture<br>underway to decouple the effect of interface properties from strength of silicon, which is in the neigh underway to decouple the effect of interface properties from

for SLICC package solder joints, the plastic work per cycle in is higher than that the primary region is in the neighborhood of 12 psi in  $\overline{p}$  (82) MPa; see Fig. 22). the primary region is in the neighborhood of 12 psi  $\cdot$  in./in. (82) kPa · m/m), and in the secondary region is in the neighbor-<br>
hood of 2.03 psi · in./in. (14.0 kPa · m/m). The predictions have **Elastomer-on-Flex Package, 0.65 mm Pitch, 48-I/O Pack-**<br>
hoon done for a SLICC package on an F



gion is the top right and the secondary region is the bottom left. The primary region is the area of largest plastic work in the joint and is typically closer to the package side, creating a crack from the outside periphery of the joint inwards along the joint–chip interface. The secondary region is closer to the board side of the package solder joint and creates a crack from the inside periphery of the joint outward along the joint– board interface. The plastic work per cycle predicted for the SLICC translates to more than 655 cycles to crack initiation in primary region and 3930 in the secondary region of package solder joints.

The predicted characteristic life required for complete failure of the package solder joints is predicted to be in excess of 10,000 cycles. This prediction is consistent with the data in that no package solder-joint failures have been seen in accel-**Figure 14.** SLICC package primitive. erated tests. Similar estimates have been obtained for the C4 joints in a substrate SLICC package 27 mils (0.69 mm) thick. The plastic work distribution inside the C4 solder joints is underfill interface are plotted in Fig. 17. The crack initiation plotted in Fig. 20. The predicted numbers of cycles to failure site is typically at the edge of the chip at the chip-underfill initiation in the primary and 150 °C gives a characteristic life ( $\approx 289$  cycles) that is  $\frac{1}{6}$  of the chip–underfill interface). This agrees with the experi-

that of the properties of the underfill. (370.0 MPa). The mean von Mises shear stress at the chip–<br>Predictions from thermal fatigue simulations indicate that underfill interface for DCA is 1822.5 psi (12.57 MPa), which Predictions from thermal fatigue simulations indicate that underfill interface for DCA is 1822.5 psi (12.57 MPa), which<br>SLICC package solder joints, the plastic work per cycle in is higher than that for the SLICC, which is

been done for a SLICC package on an FR4 board  $[15 (\mu m/m)$  age. The solder-joint reliability of the package was modeled.<br><sup>9</sup>C 1.40 cm (55 mils) thickl In Fig. 19, showing the distributed and quarter-symmetry finite-element °C, 1.40 cm (55 mils) thick]. In Fig. 19, showing the distribu-<br>tion of plastic work in package solder joints, the primary re-<br>23). The model incorporates the geometry and architecture of the various package elements, including the chip, copper beam leads internal to the package, chip metallization, elastomer, encapsulant, polyimide, polyimide metallization, solder bumps, and board. The geometric variables incorporated in the model include:

- *Package.* Permits modeling any package shape, from rectangular to square. First-order parameters include length (pklen), width (pkwdt), thickness (pkthk), and margin (pkmgn).
- *Elastomer.* The low-modulus material located between **Figure 15.** Elastic modulus of underfill versus temperature. the die and the polymide tape. The model permits evalu-



**Figure 16.** Weibull plot of the number of cycles to crack initiation and solder failure for cure conditions of 30 min at 150°C and of 15 min wait followed by 60 min at 155C.

ation of any elastomer thickness, user-specified shape coverage of the chip. First-order parameters include from rectangular to square, and user-specified percent-<br>length (tplen), width (tpwdt), and thickness (tpthk). from rectangular to square, and user-specified percent-

- *Encapsulant.* The encapsulant is dispensed around the copper pads on top of the polymide. The model permits parameters include width (mdwdt) and radius (mdrad). ments (xmst, ymst), and shape (hourglass to barrel).
- *Polymide Tape.* The interposer substrate between the *Beam Leads*. The model permits evaluation of user-spec-

- age of package area coverage. First-order parameters in-<br>clude length (etlen), width (etwdt), and thickness (eehk). in the through holes on the bottom of the polymide to the in the through holes on the bottom of the polymide to the periphery of the package and around the elastomer, to evaluation of user-specified C5 solder-joint shape, height, provide mechanical protection to the beam leads. The in-plane skew, out-of-plane incline, and misalignment. model supports a user-specified encapsulant thickness, First-order parameters include height (jheight), diame-<br>width-in-package margin, and fillet radius. First-order ters (rdbase, rdtop), skews (xskew, yskew), misalignters (rdbase, rdtop), skews (xskew, yskew), misalign-
- chip and the board. The model permits evaluation of any ified lead shape, lead thickness, lead width, lead pitch, polymide shape from rectangular to square, and user- lead angle, lead bonded length, and lead height. Firstspecified length, width, thickness, and percentage area order parameters include thickness (ldthk), length



**Figure 17.** (left) Model prediction of the von Mises stress at the chip–underfill interface during liquid–liquid thermal shock. (right) Acoustic microscope image of delamination at the chip– underfill interface after 500 cycles of liquid–liquid thermal shock.



 $\epsilon$ 

 $(d)$ 

Figure 18. Von Mises stress at the chip–underfill interface: (a) at 125°C after cure for 30 min at 150°C; (b) at  $-55^{\circ}\text{C}$  after cure for 30 min at 150°C; (c) at 125°C after cure of 15 min wait followed by 60 min at 155°C; (d) at  $-55^{\circ}$ C after cure of 15 min wait followed by 60 min at 155°C.



Figure 19. Plastic work in C5 solder joints during thermal shock: (a) hot end at 125°C; (b) cold end at  $-55^{\circ}$ C.



**Figure 20.** Plastic work in the C4 solder joints during thermal shock: (a) hot end at 125C; (b) cold end at  $-55^{\circ}\textrm{C}.$ 

(ldlnt), width (ldwdt), height (ldhgt), pitch (ldpitch), vices was monitored every 100 cycles to determine any fail-

- copper-trace width on top of the polymide tape interposer clude pad diameter (pdrad), copper thickness (pdthk),
- *Chip Metallization*. The model permits evaluation of in this section. Readers interested in understanding the phys-<br>user-specified chip metallization thickness, length, and ics of the failure mechanisms should refer to
- 

The elastomer-on-flex interposer CSPs were soldered onto FR-<br>ack of any protection on the chip. Only the 48-pin elastomer-<br>4 PC boards 55 mils (1.4 mm) thick and subjected to LLTS one did not do so, because the low-modulu

angle (ldang), and bonded length (ldx1). ures internal to the package. Three conditions of the packages • *Copper Traces on Flex.* The model supports user-specified were tested: (a) unaged virgin parts, (b) thermally aged at  $\epsilon$  conper-trace width on top of the polymide tape interposer 170°C for 144 h, and (c) humidity aged substrate, and user-specified copper-pad diameter and tive humidity (RH) for 168 h. Three dominant failure modes shape (circular to square). First-order parameters in-<br>were evaluated during thermal fatigue reliability eval shape (circular to square). First-order parameters in-<br>clude nad diameter (pdrad) conner thickness (pdthk) (a) solder-joint failure, (b) beam-lead failure, and (c) chip and pad shape (pd\_shape\_indx).<br>
cracking. Each of the failure modes is discussed in more detail<br>
chin Matellization. The model neumite evaluation of in this section. Readers interested in understanding the phys-



ing LLTS thermal shock. board versus SLICC during LLTS thermal shock.



**Figure 21.** Principal chip stress for chip on board versus SLICC dur- **Figure 22.** Von Mises stress at chip–underfill interface for chip on

**528 PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR**



**Figure 23.** Primitive for the elastomer-on-flex interposer CSP.



**Figure 24.** Viscoplastic strain energy density in the solder joints versus distance from the center of the package.



1000 Cycles



2700 Cycles



3800 Cycles

**Figure 25.** Red-dye-tested virgin non-daisy-chained 48-pin elastomer-on flex interposer CSPs after 3800 cycles of LLTS,  $-55^{\circ}$  to 125 $^{\circ}$ C, 5.8 c/h.

the location of the solder joints with respect to the center of where  $\sigma_x$ ,  $\sigma_z$  are the stresses perpendicular to the *x* and *z* the package. The upper set of curves in each figure indicate faces,  $\sigma_z$  is the shear s the package. The upper set of curves in each figure indicate faces,  $\sigma_x$  is the shear stress on the *x* face in the *z* direction, the viscoplastic strain energy density at 125°C, and the lower  $\sigma_x$  is the shear stress the viscoplastic strain energy density at 125°C, and the lower  $\sigma_{zx}$  is the shear stress on the *z* face in the *x* direction,  $\phi$  is the set at  $-55$ °C. The average difference between the two curves angle between the set at  $-55^{\circ}$ C. The average difference between the two curves angle between the lead section and the *x* axis, *T* is the tem-<br>in each figure indicates the plastic work per cycle. The aver-<br>persture, and *L* is the lav in each figure indicates the plastic work per cycle. The aver-<br>age magnitude of the plastic work at the flex-solder interface<br> $\frac{1}{2}$  der-interface layer and the chin-interface layer). The stress is in the neighborhood of  $10^{-4}$  psi $\cdot$  in./in.  $(10^{-3}$  kPa $\cdot$ /m). The average plastic work per cycle at the solder–board interface is in the neighborhood of 6.9 psi $\cdot$ in./in. (48 kPa $\cdot$ m/m). The predicted time to first failure for solder-joint thermal fatigue is in the neighborhood of 23,430 cycles.

Red-dye test of the elastomer-on-flex interposer CSPs (virgin unaged, 48-pin, non-daisy-chained) to identify any cracks in the solder joints revealed no cracking after 1000, 2700, and 3800 cycles of LLTS,  $-55^{\circ}$  to 125 $^{\circ}$ C, 5.8 c/h. Figure 25 shows the red-dye-tested packages; failed joints typically show up as stained red (or dark in the picture). Only one corner of the packages is shown, because typically solder joints directly under the outermost edge of the chip are the first to fail in plastic BGA packages. No crack propagation has been detected after 3800 cycles.

Table 7 shows the failure distribution of the elastomer-onflex interposer CSPs during LLTS; the failure cause was identified using an identifier. Most of the package failures were due to chip cracking as a result of mechanical damage during test.

*Beam-Lead Reliability.* Figure 26 shows the parametrization of the beam lead for purposes of reliability simulations, using a length parameter  $\xi$ . The parametrization was done to evaluate the stress amplitude and the mean stress in the beam lead during temperature cycling. The stresses have been evaluated on the chip-adjacent layer and the solder-adjacent layer of the beam leads. Four sections of the lead are identified as

### **PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR 529**

*A*, *B*, *C*, and *D*, where *A* is the length of the lead projecting from the edge of the flex, *B* is the flex-fillet length of the lead at the flex bend, *C* is the diagonal length of the lead from the flex fillet to the chip fillet, and *D* is the chip-fillet length. The stress state predicted from nonlinear finite-element simulations has been used to evaluate the axial stresses along both chip-adjacent layer and the solder-adjacent layer of the beam leads. Table 8 shows the parametric length  $(\xi)$  of each of the sections of the beam lead along the chip-adjacent layer and the solder-adjacent layer. The value of  $\xi$  at the beginning and end of each section has been indicated versus section and layer name.

The following equations show the transformation relations used to evaluate the maximum stresses along  $\xi$  at each layer of the beam lead:

$$
\sigma(L_i, \phi, T) = \frac{\sigma_x(L_i, T) + \sigma_z(L_i, T)}{2}
$$
  
+ 
$$
\frac{\sigma_x(L_i, T) - \sigma_z(L_i, T)}{2} \cos 2\phi
$$
  
+ 
$$
\tau_{xz}(L_i, T) \sin 2\phi
$$
  

$$
\tau(L_i, \phi, T) = \frac{\sigma_x(L_i, T) - \sigma_z(L_i, T)}{2} \sin 2\phi
$$
 (11)  
+ 
$$
\tau_{xz}(L_i, T) \cos 2\phi
$$
  

$$
L_i = \text{sa, ca}
$$
  

$$
\phi = \phi_1, \phi_2, \phi_3
$$
  

$$
T = -55^\circ \text{ to } 125^\circ \text{C}
$$

der-interface layer and the chip-interface layer). The stress

**Table 7. Distribution of Failure Modes during LLTS for a 48-pin Elastomer-on-Flex CSP***<sup>a</sup>*

		Failure Distribution <sup>b</sup>	
No. of Cycles	Unaged	$170^{\circ}$ C for $144 h$	$85^{\circ}$ C at 85% RH for $168h$
$100 - 1000$	0/7c	0/8	0/8
1300	n/e	0/8	n/e
1600	0/6 <sup>d</sup>	n/e	0/8
1800	n/e	0/7 <sup>d</sup>	n/e
1900	n/e	n/e	0/8
2100	0/6	0/7	n/e
2200	n/e	n/e	0/8
2400	0/6	0/7	0/8
2600	n/e	n/e	0/8
2700	$0/5^{\circ}$	0/7	0/6 <sup>d</sup>
2900	0/5	0/7	0/6
3000	0/5	0/6 <sup>d</sup>	0/6
3200	0/5	0/6	
3800	0/4c		

 $a^{i}$  –55 $^{\circ}$  to 125 $^{\circ}$ C, 5.8 c/h.

*<sup>b</sup>* Not evaluated.

*<sup>c</sup>* Red-dye test.

*<sup>d</sup>* Chip cracking.



**Figure 26.** Parametrization of the beam lead for reliability simulation (using the length parameter  $\xi$ ).

$$
\sigma_{\rm a} = \frac{\sigma(L_{\rm i}, \phi, 125^{\circ}\rm{C}) - \sigma(L_{\rm i}, \phi, -55^{\circ}\rm{C})}{2}
$$

$$
\sigma_{\rm m} = \frac{\sigma(L_{\rm i}, \phi, 125^{\circ}\rm{C}) + \sigma(L_{\rm i}, \phi, -55^{\circ}\rm{C})}{2}
$$
(12)

in the neighborhood of 14 ksi to 17 ksi  $(96.52 \text{ MPa to } 117.2 \text{ cycles (Fig. 30)}.$ <br>MPa). The stress amplitude peaks occur at both the chip-adja-<br>The daisy-c MPa). The stress amplitude peaks occur at both the chip-adja-<br>
The daisy-chained 40-pin elastomer-on-flex interposer<br>
cent layer and the solder-adjacent layer of the beam lead. The CSPs (single-sourced) were subjected to L cent layer and the solder-adjacent layer of the beam lead. The CSPs (single-sourced) were subjected to LLTS with three sets stress amplitude at the chip-fillet end of the chip-adjacent of preconditioning (a) unaged (b) th stress amplitude at the chip-fillet end of the chip-adjacent of preconditioning: (a) unaged, (b) thermal aging at 170°C for layer is in the neighborhood of 9 ksi (60 MPa). 144 h, and (c) humid aging at 85°C and 85% RH for

Figure 28 shows the model predictions of  $\sigma_a/\sigma_m$  versus the Figure 31 shows the cross section of an elastomer-on-flex in-<br>lead length parameter  $\xi$ . This ratio has been examined be-<br>termoser CSP after failure at 500 cyc lead length parameter  $\xi$ . This ratio has been examined be-<br>cause an increase or decrease in it results in an increase or  $125^{\circ}$ C, 5.8 c/h). Table 9 shows the failure distribution of elasdecrease in the allowable stress amplitude below the endur- tomer-on-flex interposer CSPs after LLTS. ance limit, respectively. Further, a negative value of  $\sigma_a/\sigma_m$  in-<br>dicates a mean compressive stress, and a positive value indi-<br>sistance increase when the nackage was probed after the dicates a mean compressive stress, and a positive value indi-<br>cates a mean tensile stress. Figure 28 shows that along the LLTS test. However the solder joints did not fail because the chip-adjacent layer  $\sigma_{\rm a}/\sigma_{\rm m}$  is in the range of -8 to +8, which chip-adjacent layer  $\sigma_a/\sigma_m$  is in the range of -8 to +8, which package continued to show an increased resistance after it<br>indicates a very low mean stress (slightly tensile or compres-<br>was removed from the board. Several

Table 8. Parametric Lengths  $\xi$  of the Chip-Adjacent Layer **and Solder-Adjacent Layer for the Beam Leads**

		Parametric Length (in.)				
		Chip-Adjacent Layer		Solder-Adjacent Layer		
Section	Begin	End	Begin	End		
А	0	0.0016946	$_{0}$	0.0030959		
В	0.0016946	0.002181	0.0030959	0.00358		
C	0.002181	0.0098619	0.00358	0.011262		
D	0.0098619	0.103471	0.011262	0.011748		

amplitude along each layer is then determined by the follow- sive) and a large stress amplitude over most of the length of ing relations, the beam lead. This layer is the predicted site of crack propagation during temperature cycling.

The lead is susceptible to fatigue failure as a result of the reverse bending seen during temperature cycling. The timeto-failure predictions are obtained from the modified Goodman diagram and the *S–N* diagram. The  $\sigma_a/\sigma_m$  of 10 to 16 indicates a  $\phi$  of 82° to 87°, which indicates a low allowable where  $\sigma_a$ ,  $\sigma_m$  are the amplitude and the mean stress, and  $\sigma$  is mean stress (<6.894 ksi-7 MPa) and a high allowable stress the stress determined from Eq. (11). the stress determined from Eq. (11). <br>Figure 27 shows the model predictions of stress amplitude (Fig. 29) The stress amplitude in this case lies outside the Figure 27 shows the model predictions of stress amplitude (Fig. 29). The stress amplitude in this case lies outside the versus lead length parameter ( $\xi$ ). The stress amplitude is safe operating region. The value of the versus lead length parameter ( $\xi$ ). The stress amplitude is safe operating region. The value of the peak stress amplitude maximum at the section B—that is, the flex-fillet length of is used in the S-N diagram for connect maximum at the section *B*—that is, the flex-fillet length of is used in the *S–N* diagram for copper to calculate the fatigue the lead at the flex bend. The maximum stress amplitude is life for the beam lead, which is in life for the beam lead, which is in the neighborhood of  $400$ 

layer is in the neighborhood of 9 ksi (60 MPa).<br>
Figure 28 shows the model predictions of  $\sigma_a/\sigma_m$  versus the Figure 31 shows the cross section of an elastomer-on-flex in-125°C, 5.8 c/h). Table 9 shows the failure distribution of elas-

> LLTS test. However, the solder joints did not fail, because the was removed from the board. Several of the packages showed inner-joint resistance opens before any of the corner joints showed any resistance increase—this is not typical of solderjoint fatigue failures. The solder joints were traced to the beam leads. It was found that noncorner solder joints connect to corner beam lead locations. Figure 33 shows the lead locations that failed after LLTS test.

## **Comparison of Thermal Fatigue Reliability: CSP versus 1.5 mm Pitch OMPAC**

Figure 34 shows the thermal fatigue reliability for the partialarray BGA (0.5 mm pitch, 48 I/O), elastomer-on-flex package (0.65 mm pitch, 48 I/O), and flex-substrate BGA (0.8 mm



**Figure 27.** Stress amplitude at the chipadjacent and solder-adjacent layers versus lead parametric length  $\xi$ .

pitch, 48 I/O). The Weibull distribution distinguishes between similar to that of the OMPAC: solder-joint fatigue at the packfailure mechanisms by difference in the slopes of the distribu- age-to-solder-joint interface. tions. The similarity in the slopes of the flex-substrate BGA and the partial-array BGA packages is because of similarity<br>in the mechanisms of failure—solder-joint fatigue. The differ-<br>ence in the slope of the elastomer-on-flex package is because An acceleration transform is a relati ence in the slope of the elastomer-on-flex package is because

times that of the OMPAC  $(1.5 \text{ mm pitch}, 68 \text{ I/O})$ . The partialarray BGA (0.5 mm pitch, 48 I/O) has a TTF 0.88 times that cold. Nonlinear finite-element simulations have been run to of the OMPAC. The elastomer-on-flex package  $(0.65 \text{ mm})$  evaluate the field life and correlate LLTS cycles with years of pitch  $48I(O)$  has a TTF 0.68 times that of the OMPAC. The field life. pitch,  $48I/O$ ) has a TTF  $0.68$  times that of the OMPAC. The dominant failure mechanism for the elastomer-on-flex pack- Acceleration transforms have been derived based on nonage is different than for the OMPAC—the former fails by lead linear finite-element model predictions. An acceleration fatigue internal to the package. The flex-substrate BGA (0.8 transform quantifies the acceleration factor for an accelerated mm pitch,  $48 \text{ I/O}$  has a TTF 0.48 times that of the OMPAC test environment by comparison with actual field use environ-(1.5 mm pitch, 68 I/O). Its cominant failure mechanism is ments. The acceleration transform is in turn determined by

of a different failure mechanism—beam-lead failure. Figure ated test life of a product and its field life. An environmental 35 shows the normalized accelerated-test time to first failure usage profile has been developed, based on the usage profile of the packages (LLTS,  $-55^{\circ}$  to 125°C, 5.8 c/h) versus pack- of a handheld portable product (e.g. cellular phone), typical age type.<br>The glob-top BGA (1 mm pitch, 196 I/O) has a TTF 1.6 of the radio. The profiles (Fig. 36) have been developed for The glob-top BGA (1 mm pitch, 196 I/O) has a TTF 1.6 of the radio. The profiles (Fig. 36) have been developed for<br>nes that of the OMPAC (1.5 mm pitch, 68 I/O). The partial- two distinct environmental conditions—extreme hea



**Figure 28.** (Stress amplitude)/(mean stress) versus lead length parameter *x*.



field profile. Ideally, one would like to have one acceleration

Unfortunately, there is no universal acceleration transform; further, there can be no such relationship. The reason is that the variables that influence the acceleration transform vary from component to component and thus can be derived

the variables change, the acceleration transform must heat for 6 years and in extreme cold for 4 years. Then  $n_1 = 6$ <br>change. For this reason, acceleration transforms make sense years,  $N_1 = 15$  years for the extremely ho field environment for a radio. The acceleration transform represents the relationship between accelerated test life and field life for a particular accelerated test and a particular field profile. Solder is viscoplastic in nature, which means that it is<br>sensitive to the absolute temperature, temperature ramp<br>rate, and time spent at a given temperature. Changes in ei-<br>ther the field profile or accelerated-test damage sustained in solder and thus the joint reliability. For<br>this reason, the acceleration transforms presented in this sub-<br>**Popcorn Susceptibility of the Elastomer-on-Flex Interposer CSPs** section are valid only for the accelerated-test conditions and The popcorn susceptibility for the 40-pin elastomer-on-flex<br>environmental profiles for which they have been derived. CSPs was characterized by aging the packag

mm pitch, 48-I/O package and the flex-substrate BGA 0.8 mm reflows and CSAMed after each reflow. CSAM images show<br>pitch, 48-I/O package. The vertical bars indicate the time to no delamination at the chin-elastomer interfac



first failure for the package in each environment. The acceleration transforms can be used to calculate the accelerated test requirement for each package or, inversely, predict the field life in any field use environment, or a combination of the two. It is known from Miner's superposition rule that

$$
\sum_{i=1}^{m} \frac{n_i}{N_i} = 1
$$
\n(13)

**Figure 29.** Modified Goodman diagram for copper beam lead. where *ni* is the number of cycles in a particular environment  $i$ , and  $N_i$  is the number of cycles to failure in the same environment, Miner's superposition rule states that the cumulaseveral variables, including the component and board geome- tive damage at end of life will be equal to 1. For example, the try, materials, and architecture and (most importantly) the accelerated test requirement for a 10 try, materials, and architecture and (most importantly) the accelerated test requirement for a 10 year field life can be transform that could be used to evaluate the field life once lows:  $n_i = 10$  years;  $N_i = 15$  years for an extremely hot envithe life in accelerated test has been found. ronment ( $m = 1$ ); and  $N_i = 1025$  for the accelerated-test envi-<br>Infortunately there is no universal acceleration trans-<br>ronment. We find

$$
n_i = \frac{10}{15} \times 1025 = 684
$$
 cycles (14)

only for a class of components (e.g., plastic BGAs, ceramic<br>BGAs, TSOPs, or pendulums) in specific product architec-<br>tures. Care has to be exercised in using such a simplification<br>of the damage mechanics as the accelerati

$$
n_i = \left(\frac{6}{15} + \frac{4}{25}\right) \times 1025 = 574
$$
 cycles (15)

vironmental profiles for which they have been derived. CSPs was characterized by aging the packages at 85°C and Figure 37 shows the acceleration transforms for the 0.5  $\,$  85% RH for 168 h. The packages were then subject 85% RH for 168 h. The packages were then subjected to two no delamination at the chip–elastomer interface (Fig. 38). The packages used in the study were daisy-chained through the chip. The packages showed no increase in resistance compared to virgin packages.

## **Moisture and Thermal Sensitivity of Elastomer-on-Flex Interposer CSPs**

Figure 39 shows the red-dye test of 48-pin elastomer-on-flex interposer CSPs that were subjected to (a) 85°C and 85% RH for 168 h followed by LLTS,  $-55^{\circ}$  to 125 $^{\circ}$ C, 5.8 c/h, and (b) 170°C for 144 h, followed by LLTS,  $-55^{\circ}$  to 125°C, 5.8 c/h. None of the packages show any crack propagation after 3800 cycles of LLTS. The 40-pin elastomer-on-flex interposer CSPs were subjected to the same preconditioning as in (a) and (b) above, and then subjected to LLTS,  $-55^{\circ}$  to 125 $^{\circ}$ C, 5.8 c/h. **Figure 30.** *S*–*N* diagram for copper (data from *Mark's Handbook for* The packages were examined under an acoustic microscope to *Mechanical Engineers; ASM Metals Handbook*). detect any delamination at the chip–elastomer interface and

## **PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR 533**



**Figure 31.** Cross section of 40-pin elastomer-on-flex interposer CSP, showing fracture of copper lead after 500 cycles of LLTS ( $-55^{\circ}$  to 125°C, 5.8 c/h).

at the flex–elastomer interface. No delamination was ob- This correlates well with the out-of-plane deformation model served at any of the interfaces after 100 cycles of LLTS. predictions, which show an average stress of 3212 psi (22.15

# **Out-of-Plane Deformation Reliability**

397.48 psi (2.704 MPa), and the solder–package interface showed a mean stress at failure of 3049.92 psi (21.0291 MPa).

MPa) in the outermost joint at failure.

**Interface Strength and Simulation.** Two configurations of solder-joint Reliability. The packages were soldered onto sandwich specimens were constructed to evaluate the bility assessment in the following configurations (T

**Table 9. Failure Distribution of 40-pin Elastomer-on-Flex Interposer CSPs during LLTS***<sup>a</sup>*

	<b>Failure Distribution</b>				
No. of Cycles	Unaged	$170^{\circ}$ C for $144h$	85°C at 85% RH for $168h$		
100	0/8	0/8	0/6		
200	0/8	0/8	0/6		
300	0/8	0/8	0/6		
400	0/8	0/8	0/6		
500	1/8 <sup>b</sup>	1/8 <sup>b</sup>	1/8 <sup>b</sup>		
600	3/8 <sup>b</sup>	3/8 <sup>b</sup>	2/8 <sup>b</sup>		
700	4/8 <sup>b</sup>	3/8 <sup>b</sup>	2/8 <sup>b</sup>		
800	4/8				
900	7/8 <sup>b</sup>				
1000	$8/8^b$				

 $^a$  –55° to 125°C, 5.8 c/h.

*<sup>b</sup>* Resistance change.



**Figure 32.** Solder-joint locations showing a resistance increase when probed after LLTS test.



flex package (D), a 196-I/O glob-top BGA (B), a 68-I/O OM- pitch  $\widehat{PBGAs}$  (G). PAC (A), and a flex-substrate BGA (C). (All packages were Aging was per PAC (A), and a flex-substrate BGA (C). (All packages were Aging was performed to simulate the effect of long-term on PC boards with immersion Ni-Au finish.) The data were field operation at high temperature and to evaluate benchmarked against 68-I/O OMPAC packages on PC boards of decrease in out-of-plane deformation reliability due to ex-

of 55 mil (1.4 mm) thickness with OPC finish. The straight lines connecting the failure loads at the two conditions indicate the change in means, the vertical bars are the error bars, the rectangular boxes are the quantiles (horizontal lines show the 10th, 25th, 75th, and 90th quantiles), the diamonds indicate the 95% confidence interval and the group mean, and the horizontal dashed line indicates the standard deviation. The elastomer-on-flex packages (D) had a mean radius of curvature at failure in the neighborhood of 1.58 in. (4.01 cm), which is statistically different from the 68-I/O, 1.5 mm pitch OM-PAC (A) (indicated by the nonoverlapping circles from the Student's *t* test and the Tukey–Kramer test). The flex-substrate BGA (C) had a mean radius of curvature in the neighborhood of 2.17 in. (5.51 cm), which is also statistically different from the 68-I/O, 1.5 mm pitch OMPAC (A). However, there is no significant difference between the elastomer-onflex package and the flex-substrate BGA. The glob-top BGA **Figure 33.** Beam-lead locations showing a resistance increase when (B) failed at a mean radius of curvature in neighborhood of probed after LLTS test.  $\frac{721 \text{ in } (18.3 \text{ cm})}{721 \text{ in } (18.3 \text{ cm})}$  which is at least 3 times  $7.21$  in. (18.3 cm), which is at least 3 times larger than for either the elastomer-on-flex package (D) or the flex-substrate  $BGA$   $(C)$ .

Figure 42 shows the radius of curvature at failure versus a 1.2 mm thick OPC-finish board; (e) PBGA (48 I/O, 0.8 mm<br>
pitch) on a 1.2 mm thick organic protective coating (OPC) fin-<br>
ish board. The data were benchmarked versus 1.5 mm pitch<br>
ish board. The data were benchmarked ver tighter bend radius and thus is more desirable. for an OMPAC (A). There was no statistically significant dif-<br>Figure 41 shows the radius of curvature at failure versus ference in mean radius of curvature between the elasto Figure 41 shows the radius of curvature at failure versus ference in mean radius of curvature between the elastomer-<br>package type in a three-point bend test for an elastomer-on-<br>on-flex packages (E) partial-array BGAs (E) on-flex packages  $(E)$ , partial-array BGAs  $(F)$ , and 0.8 mm

field operation at high temperature and to evaluate the effect



**Figure 34.** Weibull distributions for the flex-substrate BGA package, elastomeron-flex package, and partial-array BGA package subjected to LLTS,  $-55^{\circ}$  to  $125^{\circ}$ C, 5.8 c/h.



**Figure 35.** Comparison of the thermal fatigue reliability for the partial-array BGA (0.5 mm pitch, 48 I/O), elastomeron-flex package (0.65 mm pitch, 48 I/O), flex-substrate BGA (0.8 mm pitch, 48 I/O), and glob-top BGA (1 mm pitch, 196 I/O) versus OMPAC (1.5 mm pitch, 68  $I/O$ ).

$$
D = D_0 e^{Q_a/RT}
$$
  

$$
x = \sqrt{Dt}
$$
 (16)

where *D* is the diffusivity of the metals at the solder-joint no significant difference between the aged elastomer-on-flex<br>interface  $(m^2/h)$ ,  $D_0$  is the diffusion coefficient  $(1.336 \text{ m}^2/h)$ , x and the aged PBGA pack constant (8.31 J/mol K),  $Q_a$  is the activation energy for inter-<br>metallic formation (112 kJ/mol, which is the worst-case value<br>reposed in the literature) the state worst-case value of intermetallic at the board pad-solde reported in the literature), *t* is the time (hs), and *T* is the <sup>of</sup> intermetallic at the board pad–solder interface, which represents the interface to fail preferentially. The three-point-

ish. In general, all the packages showed an increase in the pin elastomer-on-flex interposer CSPs.<br>mean radius of curvature; the largest increases were noticed<br>in the club top CBA 106 UQ and the OMDAC 68 UQ posts was pack

cessive intermetallics. Intermetallic formation follows an ex- mean radius of curvature at failure in the neighborhood of ponential dependence on temperature and a parabolic depen- 1.34 in. (3.40 cm), which is 0.18 times that for an aged OMdence on time: PAC. The 0.8 mm pitch, 48-I/O elastomer-on-flex package showed a mean radius of curvature in the neighborhood of 2.05 in. (5.21 cm), which is 0.28 times that of aged OMPAC. The difference between the aged OMPAC and both the aged PBGA packages is statistically significant. There is, however,

temperature (K).<br>
Figure 43 shows the effect of aging on the mean radius of the bend radius of curvature increases from a mean of 1.55 in<br>
curvature at failure versus package type in a three-point bend<br>
test on 1.2 mm thic

in the glob-top GBA 196-I/O and the OMPAC 68-I/O pack-<br>sus package type in a three-point bend test, after aging, for<br>ages. The relative trend between the radius of curvature at<br>failure for the packages remained more or le statistically different from that of the aged 1.5 mm pitch 68-



extremely cold environments. package) subjected to thermal fatigue.



**Figure 37.** Acceleration transforms for partial-array BGA (0.5 mm **Figure 36.** Schematic of temperature profile for extremely hot and pitch, 48-I/O package) and flex-substrate BGA (0.8 mm pitch, 48-I/O



 $85^{\circ}$ C at  $85\%$  RH for 168 h and one reflow, (b)  $85^{\circ}$ h and 2 reflows. The outermost package solder joins show maximum plastic

6.14 in. (15.6 cm), which is at least 2 times larger than that of the aged elastomer-on-flex package and 1.5 times larger than that of the aged flex-substrate BGA. Comparison of  $R_c$  at failure for unaged versus aged packages reveals a higher tric strength after aging.

package soldered onto a board 30 mil (0.76 mm) thick under (diameter 22.2 mils = 0.564 mm), board thickness (30 mils = an out-of-plane board deformation of 50 mils (1.2 mm), about 0.76 mm) board size (3 times the package



flex interposer CSPs after red-dye test at 3800 cycles of LLTS,  $-55^{\circ}$ to  $125^{\circ}$ C, 5.8 c/h.

for modeling instead of the bulk modulus of the board material. The reason is that the effective modulus of the board is determined by its layer composition, which can differ by a factor of 4 from the modulus of the bulk material. While an estimate for the effective modulus can be included in the model according to classical laminate plate theory (CLPT), for now, the modulus for modeling purposes was measured experimentally for each board layer composition. Finite Element (FE) models were successfully run for three crosshead rates, for SLICC packages soldered onto boards 55 mil (1.4 mm) thick. For model verification, the effective modulus of three different board thicknesses [31 mils (0.78 mm), 47 mils (1.19 mm), and 59 mils (1.50 mm), double-sided] was measured from the force–deflection characteristics on the Instron. The **Figure 38.** CSAM images of the chip–elastomer interface after (a) resulting data will be used in place of the bulk modulus for the board material.

deformation. The stress  $\sigma_z$  in the package and underfill solder joints is shown in Fig. 47. In general the area of maximum I/O OMPAC. Unlike the unaged samples, there is a statisti-  $\sigma_z$  for all the joints is on the periphery of the solder joints.<br>cally significant difference between the elastomer-on-flex. The outermost joint shows the maxim cally significant difference between the elastomer-on-flex The outermost joint shows the maximum stress, which is con-<br>package and the flex-substrate BGA. The aged glob-top BGA centrated at the inner top and the outer bott package and the flex-substrate BGA. The aged glob-top BGA centrated at the inner top and the outer bottom of the pack-<br>failed at a mean radius of curvature in the neighborhood of age solder joint. Under a 50 mil (1.3 mm) o age solder joint. Under a 50 mil (1.3 mm) out-of-plane deformation, the solder shows a maximum  $\sigma_z$  of  $\approx$  19.8 ksi (136) MPa). The smaller underfill solder joints show approximately one-third the  $\sigma_z$  in package solder joints,  $\approx 5.3$  ksi (37 MPa). at failure for unaged versus aged packages reveals a higher Von Mises inelastic strains in the package solder joints were  $R_c$  for the aged samples, indicating a decrease in the interface in the perphasis were  $R_c$  for 0.  $R_c$  for the aged samples, indicating a decrease in the interface in the neighborhood of 0.6 to 0.7, and the bulk of the solder is strength due to intermetallic growth. The lower  $R_c$  for aged in an inelastic range,  $> 0.$ strength due to intermetallic growth. The lower  $R_c$  for aged in an inelastic range,  $> 0.3$  to 0.4. The underfill solder joints, glob-top BGA packages is attributed to the decrease in dielec-<br>however, show inelastic stra however, show inelastic strains in the neighborhood of 0.4  $\times$  $10^{-4}$ , which is consistent with the motivation for the underfill process. From experimental observations, the strain at onset **Modeling Out-of-Plane Deformation.** The out-of-plane defor- of failure for  $62\%$  Sn–36% Sn–2% Ag joints has been noted to mation of the SLICC package has been modeled. Figure 46 be in the range of 0.2 to 0.4, which indic mation of the SLICC package has been modeled. Figure 46 be in the range of 0.2 to 0.4, which indicates that for this<br>shows the deformed and the undeformed shape of a SLICC package geometry pitch (32 mils 0.81 mm) solder-jo shows the deformed and the undeformed shape of a SLICC package geometry, pitch (32 mils, 0.81 mm), solder-joint size<br>package soldered onto a board 30 mil (0.76 mm) thick under (diameter 22.2 mils = 0.564 mm) board thickne an out-of-plane board deformation of 50 mils (1.2 mm), about 0.76 mm), board size (3 times the package size), and cross-<br>2.5 times the board thickness. The force-deflection character-<br>bead rate (5 mils/s = 0.12 mm/s) a de 2.5 times the board thickness. The force–deflection character- head rate (5 mils/s = 0.12 mm/s), a deformation of 50 (1.2 istics from experiment and modeling were found to match mm) describes the limit at which the outerm istics from experiment and modeling were found to match mm) describes the limit at which the outermost joint would<br>closely. The effective in-plane modulus of the bare board was fail in this out-of-plane deformation mode. T closely. The effective in-plane modulus of the bare board was fail in this out-of-plane deformation mode. This translates to measured from the force-deflection characteristics and used a bend radius of 1.94 in (4.82 cm). T a bend radius of 1.94 in.  $(4.82 \text{ cm})$ . The predicted radius of curvature from three-point bend tests for the SLICC package is in the neighborhood of the reported radius of curvature for the 1.0 mm pitch OMPAC package: 1.96 in. (4.98 cm) (5). This makes sense intuitively, because the SLICC package is slightly smaller than the 1.0 mm pitch OMPAC. While extensive testing with a National Instruments LabView setup for the SLICC package is underway, coarse tests done by threepoint bending of the package to a predetermined radius of curvature and a subsequent red-dye test have demonstrated that the radius of curvature is in the neighborhood of 2 in. (5 cm). (The red-dye test involves dispensing red dye under the package and removing the package to look for stained solderjoint cross sections, which indicate the presence of cracks.) The maximum inelastic strain value occurs at the outer surface of the outermost solder joints, which is consistent with experimental observations. The stress in the chip is much lower than the modulus of rupture of silicon. The force– deflection characteristics from the instron match the simula-**Figure 39.** Humidity-aged and thermally aged 48-pin elastomer-on- tion results, and the solder failure location from three-point bend tests matches the finite-element prediction (Figs. 47, 48). Simulations results are consistent with experience that



**Figure 40.** Stress at failure in tensile test for the elastomer-chip interface and the solder-package interface in the elastomer-on-flex interposer CSPs.

increasing board assembly stiffness will reduce stress on sol- 196-I/O glob-top BGA assembled on PC boards with a Ni–Au der joints. Simulations also show that either very high board finish. The occurrence of a crack or a failure is indicated by a stiffness or very low board stiffness will reduce BGA failure large voltage drop—during the LFRB, the crack in the solder due to out-of-plane deformation.  $\qquad \qquad$  joint opens and closes, causing the resistance and thus the

larger force to produce the same out-of-plane deformation as few thousand cycles of crack propagation, the crack does not a thinner board; however, for the same out-of-plane deflection close completely, producing a significant voltage drop at no a board with greater stiffness (e.g., a thicker board) will result displacement. Figure 49 shows the number of cycles to failure in larger viscoplastic strain energy density, that is, larger in LFRB versus package type on a PC board 32 mils (0.81 damage to the package solder joints. The resultant of these mm) thick with Ni–Au finish. All the data were acquired at 1 two opposing factors will determine the design window. While in. (2.5 cm) span in the *x* and *y* dimensions with an out-oflower strain rates result in more strain being absorbed by the plane displacement of 0.25 mm. The glob-top BGA showed a solder, higher board stiffnesses result in larger shear strain mean number of cycles to failure in the neighborhood of in solder for the same out-of-plane deformation. Higher board 109,361. The flex-substrate BGA showed a mean number in stiffnesses result in lower stresses but larger strains in the the neighborhood of 4105. solder joints; higher strain rates result in higher stresses, and Figure 50 shows the number of cycles to failure versus in lower strain at a given stress. The result of these effects is board displacement for a 196-I/O glob-top BGA on a PC board that the plot of plastic work per unit volume versus deforma- 55 mils (1.40 mm) thick with OPC finish subjected to LFRB. tion remains more or less same for the different strain rates. The mean number of cycles to failure decreases from 20,000

**Table 10. Three-Point-Bend Test Configuration**

Package	Pitch (mm)	No. of I/Os	Board Thickness (mm)	Finish
Glob-top BGA	1	196	0.8	Ni-Au
Elastomer-on-				
flex package	0.65	48	0.8	Ni-Au
Flex-substrate				
<b>BGA</b>	0.8	48	0.8	Ni-Au
Partial-array				
<b>BGA</b>	0.5	48	$1.2\,$	OPC
<b>BGA</b>	0.8	48	1.2.	OPC
<b>BGA</b>	$1.5\,$	68	1.4	<b>OPC</b>

A thicker board is beneficial mainly because it requires a voltage drop to increase and then drop to near zero. After a

Thus, the dominant factor is the board stiffness. at 10 mils (0.25 mm) of displacement to 2000 at 20 mils (0.51 mm) of displacement. The number of cycles to failure on a **Low-Frequency Repeated Bending thicker, 55 mil (1.40 mm) board is much lower than on a 32** A test fixture has been designed to evaluate the package solmic in the package of the same deflection, but for the same deflection, but

## **Optimizing CSP Reliability and Assembly Processes**

Often the process and reliability requirements do not point to a unique solution. For example, taller BGA solder joints improve reliability but at the same time are less conducive to stable second-side (the part hanging down) reflow; more solder volume, desirable for enhanced reliability, often also increases the probability of shorts; and so on. The approach developed enables the attainment of the true optimum solder joint design. The tradeoff between the maximum weight of the component that can be supported by the BGA joint during second-side reflow and reliability can thus be assessed early in the design phase, and the design optimized for a desired joint height. This methodology is limited to prediction of the equilibrium solder shape after reflow and does not deal with



**Figure 41.** Radius of curvature at failure (in.) versus package type in a three-point bend test. A, OMPAC, 1.5 mm pitch, 68 I/O; B, glob-top BGA, 1 mm pitch, 196 I/O; C, flex-substrate BGA, 0.8 mm pitch, 48 I/O; D, elastomer-on-flex package, 0.65 mm pitch, 48 I/O. All packages on 0.8 mm thick PC boards with Immersion Ni–Au finish.

on the pad and the like. It has been developed in response to unique set of acceptable solutions will thus satisfy both the falloff of a first-side heavy part during second-side reflow. The process and reliability requirements (Figs. 52, 53). package is a heavy BGA-format package weighing about Surface Evolver (code from the University of Minnesota)

issues like solder wetting or nonwetting due to contaminants ments typically include field and accelerated-test life. The

3.394 g. This problem does not exist for typical PBGA and was used to predict the final shape of the BGA joints after CBGA devices weighing in the neighborhood of 0.5 g to 1.2 reflow, given the pad size, solder volume, and weight of the g. The packages were carefully examined and showed almost package. Surface Evolver (6,7) is an interactive program writhemispherical solder balls on both the package and the board. ten by Ken Brakke of Susquehanna University for studying This indicated that the problem was not related to wetting surface-tension-defined shapes. Given an initial surface, the and was more likely related to the package design. program evolves the shape towards a minimum-energy configuration. It uses a gradient descent method to find the local **Simulation Methodology.** The approach addresses the prob- minimum of the energy functional. For the BGA solder-joint lem of deriving the set of acceptable solutions based on a user- simulations, the energy functional consists of potential energy specified set of process and reliability requirements. The pro- and surface energy terms. A parametric model has been crecess requirements typically include the solder-joint character- ated to simulate joint collapse during reflow, using Surface istics, including force–joint-height characteristics, solder-joint Evolver parametric language and C language code. The model shape and stability during reflow, and equilibrium joint variables include (Fig. 53) (a) solder volume, (b) pad radius height after first and second reflow. The reliability require- [the initial joint height prior to reflow is calculated from this



**Figure 42.** Radius of curvature at failure (in.) versus package type in a three-point bend test. A, OMPAC, 1.5 mm pitch, 68 I/O; B, glob-top BGA, 1 mm pitch, 196 I/O; E, elastomer-on-flex package, 0.75 mm pitch, 48 I/O; F, partial-array BGA, 0.5 mm pitch, 48 I/O; G, PBGA, 0.8 mm pitch, 48 I/O. All packages on 1.2 mm thick PC boards with OPC finish.



I/O; G, PBGA, 0.8 mm pitch, 48 I/O. All packages on 1.2 mm thick PC boards with OPC finish.

(h) package-to-board misalignment. Based on the user-defined tential energy terms: inputs, the model is able to predict the maximum weight of the part that the solder can support.

To simulate the spreading during wetting of the pads, the surface constraints are mapped from an area to the curve surrounding that area. This is done to prevent a minimization of the surface area at the constraints that results in an unstable solution. The function map is done using Stokes's theorem as follows:

$$
\iint_{s} \mathbf{n} \cdot (\nabla \times \mathbf{w}) ds = \oint_{c} \mathbf{w} \cdot d\mathbf{l}
$$
  

$$
\nabla \times \mathbf{w} = T\hat{\mathbf{k}}
$$
  

$$
\mathbf{w} = -Ty\hat{\mathbf{i}} \text{ or } Tx\hat{\mathbf{j}}
$$
 (17)



### Package type

CSPs after three-point bend test. board.



**Figure 45.** Radius of curvature at failure (in.) versus package type **Figure 43.** Radius of curvature at failure (in.) versus package type<br>in a three-point bend test (after aging). A, OMPAC, 1.5 mm pitch, 68<br>in a three-point bend test (after aging). A, OMPAC, 1.5 mm pitch, 68<br>I/O; B, glob-t

area, and *T* is the surface tension at the surface. Figure 54 shows how the surface constraints for the BGA joints have and (a)], (c) liquid–gas surface energy of the solder, (d) liq- been modeled:  $A_1$  is the area of the pad, of which  $A_2$  has been uid–solid surface energy of the solder–copper interface, (e) wetted by the solder, and  $A_3$  is the free surface of liquid soldensity of the solder, (f) weight of the chip, (g) ball diameter, der. The energy functional consists of surface energy and po-

$$
E = \iint_{A_3} \gamma_1 dA + \iint_{A_2} \gamma_{\rm ls} dA + \iint_{A_1 - A_2} \gamma_{\rm s} dA + \iiint_{\Omega} \rho g z dV
$$
\n
$$
= \iint_{A_3} \gamma_1 dA + \oint_{C_2} (\gamma_{\rm ls} y \hat{\mathbf{i}} - \gamma_{\rm s} y \hat{\mathbf{i}}) \cdot d\mathbf{l} + \oint_{C_1} \gamma_{\rm s} y \hat{\mathbf{i}} \cdot d\mathbf{l} + \iiint_{\Omega} \rho g z dV
$$
\n(19)

The first three terms in Eq. (18) represent the surface energies of liquid solder, solder–pad interface, and pad surface. The fourth term represents the potential energy of solder. Stokes's theorem has been used to transform the area terms where  $w$  is some function describing the constraint,  $s$  is the in the energy equation to closed integrals around curves<br>surface area at the constraint,  $c$  is the curve bounding the constraint, the third term is a const pletely wet pad, typical of BGA solder joints). Thus, only the



**Figure 46.** (a) Test setup for the three-point bend test. (b) Package **Figure 44.** Cross section of aged 48-pin elastomer-on-flex interposer and board geometry before and after out-of-plane deformation of the



**Figure 47.** (a) Inelastic  $\sigma$ , distribution in the solder for the underfill solder joints (smaller joints) and the package solder joints. (b) Cross section of SLICC after three-point bend test.



**Figure 48.** (left) Plastic work in solder joints versus out-of-plane deformation for three-point bend test. (right) Load-versus-deflection characteristics for various board thicknesses and stiffnesses. Predicted force–deflection characteristic is plotted as a dashed line on the graph. Model prediction agrees with experimental data.



**Figure 49.** Number of cycles to failure in low-frequency repeated bending versus package type. All the data were acquired at 1 in. (2.5 cm) span in the *x* and *y* dimensions with a out-of-plane displacement of 0.25 mm.



remaining three terms need to be considered for minimization of the energy functional. The effective surface tension at the **Integration into Finite-Element Models for Life Prediction.** The

interface from Surface Evolver to ANSYS has been written to not have to be measured from cross sections of the part or translate models seamlessly for reliability simulations (Fig. nominal values assumed for simulation of reliability. 55). Typically Surface Evolver models consist of vertices, Stresses, strains, displacement, and plastic work (where apedges, and facets. Vertices are joined with straight lines to plicable) are calculated from environmental loads such as the form edges, three edges form a triangular area called a facet, thermal cycle, thermal shock, and out-of-plane deformation. and facets enclose a volume. All vertex, edge, and facet information is preserved during translation. The translated model **Model Predictions.** Figures 59 and 60 show the net vertical can be readily tet-meshed for linear FE analysis. This inter- force and energy for the joint as a function of joint height. face is completely generic and is not specific to the BGA sol- The equilibrium joint shape without the chip corresponds to der-joint model. Typically the user has control over the initial the point of minimum energy—this is shown by the plot of vertex, edge, and facet information inside Surface Evolver. energy versus force per joint. The condition of minimum en-

# **PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR 541**

The energy minimization scheme of Surface Evolver requires continual refinement of the surface areas so that the facets can conform accurately to the minimal-energy surface. The final evolved shape (Fig. 56) thus may often consist of hundreds of vertices, edges, and facets. The interface enables the translation of the evolved shape into a commercial finite-element code for nonlinear finite-element simulations for reliability assessment.

**Translating a Tet-Meshed Model to a Brick-Meshed Model.** Translation subroutines have been written to translate a tetmeshed geometry to an equivalent brick-meshed geometry **Figure 50.** Number of cycles to failure versus board displacement (Fig. 57). The main reason is that viscoplastic elements used<br>for a 196-I/O glob-top BGA in low-frequency repeated bending.<br>to characterize the time-depend to characterize the time-dependent behavior of solder are much too stiff for tetrahedral-element formulation in large deformation.

constraint is the represented by the second term in Eq. (19). translated model has been embedded into component finiteelement models in ANSYS (Fig. 58). The major motivation **Translation Interface: Surface Evolver to ANSYS.** A translation behind this approach is that the solder-joint geometry does



**Figure 51.** Cross section of a 196-I/O glob-top BGA subjected to low-frequency repeated bending.



**Figure 52.** Methodology for optimal design based on process and reliability requirements.

ergy for the equilibrium holds for any chip weight, because is larger than the chip weight per joint, any movement or

$$
F = -\frac{\partial E}{\partial h} \tag{20}
$$

(a) ball diameter: 25 mils (0.63 mm,  $1.3407 \times 10^{-10}$  m<sup>3</sup>), 30 mils (0.76 mm,  $2.3167 \times 10^{-10}$  m<sup>3</sup>), or 35 mils (0.89 mm,  $3.6788 \times 10^{-10}$  m<sup>3</sup>); (b) pad diameter: 25 mils (0.63 mm,  $3.175\,\times\,10^{-4}$  m<sup>2</sup>),  $30\,$  mils  $(0.76\,$  mm,  $3.81\,\times\,10^{-4}$  m $^2$ mils (0.89 mm,  $4.445 \times 10^{-4}$  m<sup>2</sup>).

Figure 59 shows the predictions of force per joint  $(N)$  ver-<br>sus joint height (m) obtained from the simulations for pad<br>Figure 60 shows the predictions of sus joint height (m) obtained from the simulations for pad<br>diameters including the above values, for constant solder vol-<br>sus joint height (m) obtained from the simulations for ball diameters including the above values, for constant solder vol-<br>ume corresponding to 30 mil ball diameter. The chip weight diameters including 25 mils 30 mils and 35 mils for per joint is shown as a solid line with the  $\pm 3\sigma$  shown by the stant pad diameter of 30 mils. Predictions from the simula-<br>dashed lines. To prevent the chip from falling, the force per tions indicate that using a small joint has to be larger than the chip weight per joint. Predic- crease the force per joint during second-side reflow by 1.5 tions of force–displacement characteristic for the present con- times over the present configuration (30 mil ball diameter). figuration (30 mil ball on 30 mil pad) indicate that during Using a larger ball diameter (35 mils ball diameter) will resecond-side reflow, even though the retention force per joint duce the force per joint and is thus not desirable. Figure 61

the force is determined as the negative gradient of energy mishandling resulting in an increase in joint height will cause with respect to displacement along that direction: mathemati- the part to fall off. The reason is that the force per joint does cally, not increase with any further increase in joint height, so that the configuration is unstable with respect to additional loads from vibration and handling (Figs. 59 and 60). Predictions indicate that an increase in the pad diameter from 30 mils to 35 mils will increase the force per joint during second-side where *F* is the force, *E* is the energy, and *h* is the displace- reflow. A decrease in the pad diameter from 30 mils to 25 mils ment along the direction of *F*. Simulation variables include: will reduce the force per j will reduce the force per joint and is thus not desirable. A ), 30 positive value of the retention force in Figs. 59 and 60 indicates an opposing tensile force exerted by the joint (as in the part hanging from the board during second-side reflow), and a negative value of the retention force indicates an opposing ). compressive force exerted by the joint (as in the part sitting

> diameters including 25 mils, 30 mils, and 35 mils, for contions indicate that using a smaller ball size (25 mils) will in-



**Figure 53.** Inputs to and outputs from the methodology.

## **PACKAGING RELIABILITY, CHIP-SCALE SEMICONDUCTOR 543**



**Figure 54.** Transformation from area to curve on constraints.

shows the predicted equilibrium joint height for first and sec-

crease the stiffness of the solder system and thus reduce the

**Closed-Form Solution.** A closed-form solution based on Heinrich's approach (8) has been used to predict the force–

 $\rho_{\rm s}^3 - \rho_{\rm c}^3$ <br>  $\rho_{\rm s} - \rho_{\rm c}$ 

joint-height characteristic; the numerical solution is limited

 $V_{\rm n} = \frac{V}{h^3}$ 

 $V_{\rm t} = \frac{\pi}{3}$ 



**Figure 55.** Surface evolver-to-ANSYS interface.

ond reflow versus pad diameter and ball diameter. It can be seen that smaller ball diameter and larger pad diameter in-

(22)

<sup>2</sup> [(ρ<sup>s</sup> <sup>+</sup> <sup>ρ</sup><sup>c</sup> )<sup>2</sup> <sup>+</sup> 1] (23) increase in solder-joint height from first to second reflow.

$$
V_{\rm c} = \pi \{R^2 - \zeta_0^2 + \zeta_0 - \frac{1}{3} + \rho_0 [\rho_{\rm c} + \zeta_0 (\rho_{\rm s} - \rho_{\rm c})]\}
$$
  

$$
\pm \rho_0 \overline{R}^2 \left[ \cos^{-1} \left( \frac{1 - \zeta_0}{\overline{R}} \right) - \cos^{-1} \left( -\frac{\zeta_0}{\overline{R}} \right) \right]
$$
(24)

to joints without any misalignment. The method involves cal- and  $\rho_0$  and  $\zeta_0$  are the normalized coordinates of the center of culating the normalized solder volume  $(V_n)$  and the truncated curvature of the solder arc. The force exerted by the joint is solder volume  $(V_t)$ , given by represented by represented by

$$
\frac{V}{h^3} \qquad (21) \qquad \overline{F} = \frac{\pi \rho_0}{2\overline{R}} \left( \mp (\rho_1 + \rho_2) - \sqrt{\frac{4\overline{R}^2}{(\rho_1 + \rho_2)^2 + 1} - 1} \right) \qquad (25)
$$

where  $\lambda$  is the surface tension of molten solder (0.376 J/m<sup>2</sup>) in the presence of flux and nitrogen atmosphere, and *F* is the where  $\rho_s$  is the normalized pad radius at the substrate compressive force—that is, a positive value of *F* corresponds  $(= r<sub>s</sub>/h)$ ,  $\rho<sub>c</sub>$  is the normalized pad radius at the BGA part to a compressive force, meaning that a concave solder joint  $(r = r_c/h)$ , *V* is the volume of solder, and *h* is the height of the pulls on the component.

solder joint. If normalized solder volume  $(V_n)$  is greater than The closed-form solution is however not as generic as the truncated solder volume  $(V_i)$ , then the solder joint is bar-numerical solution based on Surface Evo numerical solution based on Surface Evolver. The assumprel-shaped; if  $V_n$  is smaller than  $V_t$ , then the solder joint is tions for it include: (a) the molten solder bump has attained hourglass-shaped. The radius of curvature  $(\overline{R})$  of the solder static equilibrium shape wh static equilibrium shape when solidification occurs; (b) the joint is then calculated iteratively so that the calculated vol- contact pads on the components and the substrate are circuume  $V_c$  of solder matches the normalized solder volume  $V_n$ , lar and are aligned at the time of solder solidification; (c) the



**Figure 56.** Evolution of solder-joint shape.



Figure 57. Translation of a tet-meshed geometry to a brick-meshed geometry.



**Figure 58.** Translated solder-joint geometry has been embedded into the finite-element models for life prediction.



Figure 59. Predicted force-versus-jointheight characteristic for various pad diameters. The solder volume is held constant (ball diameter 30 mils) for the simulations.



**Figure 60.** Predicted force-versus-jointheight characteristic for various ball diameters. The pad diameter is held constant at 30 mils for the simulations.

meridian defining the solder-joint free surface is approxi- tion. Ceramic sandwiches with different ball and pad geomemated by a circular arc; (e) the center of gravity of the compo- tries were used for the test. Each sandwich was placed on a nent is aligned with the center of the array; (f) there are no hot plate, and the top part of the sandwich was pulled to obspacers used to actively control the height. tain the normal force. The bottom of the sandwich was adhe-

The correlation between the two solutions is good (Fig. 62). sively bonded to a heavy steel stud. The numerical solution slightly overpredicts the force-versus- The model has been validated and predicts with sufficient joint-height characteristic compared to the Surface Evolver confidence how to solve the problem that the part falls off in solution. The numerical solution is applicable for a subset of second-side reflow because its weight is barely supported by the cases that the Surface Evolver solution can address and the solder. Model predictions of height after first-side and seccontains several approximations. ond-side reflow have been verified from cross sections of the

dered on the PC board were obtained. These packages are simulations (Fig. 64). The predicted stiffness (force per unit different from the present package in that they are subjected to a single face-up reflow. The idea was to use the data to validate the model prediction for the joint height after single stiffness agrees with the measured mean stiffness (Table 12). reflow. The samples were cross-sectioned and the ball heights measured. Table 11 shows the ball heights after single reflow. The predicted height for the above configuration is 15.74 mils The model predictions of the process margin [(peak load  $(0.400 \text{ mm})$ , which is in the neighborhood of the observed

the load range of interest (1 g to 10 g) by hanging a dead height for any chip weight (force per joint) is predicted accu-

free surface of the molten solder joint is axisymmetric; (d) the weight from the load cell. Figure 63 shows the test configura-

part. Tests on 25 mil balls on 30 mil pads showed force– **Model Validation Setup and Results.** Samples of packages sol- displacement characteristic similar to that predicted by the displacement) for 25 mil ball diameter was  $\approx$ 15.84 N/m, and that for 30 mil ball diameter was  $\approx 8.20$  N/m. The predicted The mean measured stiffness for the 25 mil ball was  $\approx$ 17.96 N/m, and that for the 30 mil ball was  $\approx 8.38$  N/m.

for 25 mil ball)/(peak load for 30 mil ball)  $\approx$  2.45] agree with mean height 13.34 mils (0.339 mm) and within the  $\mu \pm 3\sigma$  the measured process margin of 1.8. The model however unbounds of 9.815 mils (0.249 mm) and 16.865 mils (0.428 mm). derpredicts the peak load at failure. The ratio of the mea-To validate the model predictions of the dynamic force– sured to the predicted peak load at failure is in the neighborjoint-height characteristic during reflow, BGA samples for dif- hood of 1.6 to 2.2 in both cases. The actual mean peak load ferent pad geometries and ball sizes 25, 30, and 35 mils have at failure can thus be calculated from the predicted value by been obtained. A 2 lb (0.9 kg) instron load cell was used for multiplying the latter by 1.9. This factor is needed only to the experiments. The load cell has been tested for accuracy in calculate the peak load at failure. For the most part, the joint



**Figure 61.** Predicted equilibrium joint height versus ball diameter and pad di-



**Figure 62.** Correlation between closed-form and surface evolver solution.

rately, as can be seen by the good correlation between the The Ceramic BGA finite-element model was then used to measured and predicted values of slopes of the force-

experimental data is yet to be investigated. Three possible to LLTS (Fig. 65). The predicted characteristic life reduces by sources of error are (a) a drop of the bulk solder temperature a factor of 0.55 for a change in joint height from 19 mils (0.48 towards the end of the test as the specimen is being elongated mm) to 15 mils (0.38 mm) in LLTS. The model prediction to failure, (b) neglect of necking effects during solder separa- agrees with the LLTS results from a  $750 \times 750$  mil (19  $\times$  19 tion at load drop, and (c) crusting of flux and oxidation of mm) ceramic BGA with 60 mil (1.5 mm) pitch and 25 mil solder. The predicted and measured values support the theory (0.63 mm) ball diameter, ceramic BGA which showed suffithat the package in its present configuration is likely to fall cient crack propagation towards the end of the predicted life. off because of vibration and mishandling. The reason is that Even though the life has been reduced, it is still greater than the force per joint does not increase with any further increase the required field life (Fig. 66). in joint height, so that the package is unstable under additional loads from vibration and handling. Prediction from the **Modeling an Out-of-Plane Package Tilt.** If the package weight  $\approx 0.42 \times 10^{-3}$  N, which is barely larger than the weight of the package per joint,  $\approx 0.35 \times 10^{-3}$  N. Reducing the ball size from 30 mils to 25 mils increases the peak load for failure for each joint  $\approx$ 1.1  $\times$  10<sup>-3</sup> N ( $\mu$  – 3 $\sigma$ ).

**Reliability Modeling.** To evaluate the reliability of the solder-joint configurations that satisfied the process requirements, the solder-joint geometry from Surface Evolver was translated to ANSYS. The translated solder-joint geometry was then embedded into a CBGA finite-element model.

**Table 11. Correlation between Predicted and Measured Heights after Single Reflow for Part on PC Board**

Experimental height (mils)	$13.34 \pm 3.51$
Predicted height (mils)	15.74
Error w.r.t. mean $(\%)$	15.2

 $^{\circ}$  to  $125^{\circ}\mathrm{C}$  (5.8 c/h). The displacement curve (Fig. 64). location of maximum damage coincides with the site of crack The reason for the difference between the prediction and propagation observed using red-dye tests on parts subjected

simulations indicates that using a smaller ball size or a larger is nonuniformly distributed or the array configuration is not pad size will increase the force per joint during second-side symmetric about the center of gra symmetric about the center of gravity of the package or all reflow by a factor of 1.8 to 2.2 over the present configuration. the array pads are not the same diameter, finite-element<br>Predictions indicate that an increase in the pad diameter modeling (in the present case ANSYS), alon modeling (in the present case ANSYS), along with the spring from 30 to 35 mils will increase the force per joint during stiffness from Table 12 and Figs. 59 and 60, can be used to second-side reflow. In the present configuration, the lower model the out-of-plane tilt of the package second-side reflow. In the present configuration, the lower model the out-of-plane tilt of the package during second-side<br>bound  $(\mu - 3\sigma)$  on the experimental value of peak load is reflow. The package is modeled as SOLID4 reflow. The package is modeled as SOLID45 elements, with actual mass densities assigned to individual package elements, to approximate the actual weight of the package. The



**Figure 63.** Test configuration for validating force prediction from Surface Evolver. The configuration consists of a ceramic sandwich with balls in the middle, placed on a hot plate.



**Table 12. Correlation between Experimental and Predicted Values of Peak Load and Solder Stiffness**

Ball Diameter (mils)	Attribute	Experiment $\mu \pm 3\sigma$	Predicted	Error Factor
25	Peak load $(10^{-3} N)$ Stiffness $(N/m)$	$1.43 \pm 0.33$ $17.96 \pm 9.36$	0.86 15.84	0.4 0.12
30	Peak Load $(10^{-3} N)$ Stiffness $(N/m)$ Process margin	$0.79 \pm 0.37$ $8.38 \pm 5.67$ 1.8	0.35 8.20 2.45	0.55 0.02

Figure 64. Correlation between force–displacement characteristic from experimental data and from simulations based on energy mini-<br>mization for 25 mil balls on 30 mil pads. Solid line indicates simula-<br>tion results, and pl dictions and the accelerated-test data for all the CSPs.

 $\begin{tabular}{p{0.5cm}p{0.$ partial-array BGA and the elastomer-on-flex packages.

**SUMMARY Low-frequency repeated bend (LFRB) tests show a mean** number of cycles to failure in the neighborhood 110,000 for The thermal fatigue reliability has been characterized for the 196-I/O glob-top BGA and 4000 for the flex-substrate three CSPs, including elastomer-on-flex packages, flex-sub- BGA at 10 mil (0.25 mm) deflection. Most of the data are strate BGA packages, and partial-array BGA packages. The spread over a big range of 20,000 cycles to 330,000 cycles for dominant failure mechanisms have been isolated using non- the glob-top BGA. The LFRB reliability has been character-



**Figure 65.** Reliability prediction of site for maximum damage coincides with the crack propagation site during liquid–liquid thermal shock.



**Figure 66.** Predicted solder-joint fatigue life in liquid–liquid thermal shock versus joint height. The author thanks the management of the Motorola Ad-

48-I/O flex-substrate BGA showed much poorer LFRB reliability than the 196-I/O glob-top BGA.

A methodology has been developed and validated for the **BIBLIOGRAPHY** optimal design of BGA solder joints based on process and reliability requirements. Model predictions have been validated, 1. S. B. Brown, K. H. Kim, and L. Anand, An internal variable consti-<br>including the validation of the final joint height versus pack-<br>tutive model for hot work age weight and the predicted force–displacement characteris- 130, 1989. tic during collapse and elongation of the BGA solder joint. 2. R. Darveaux et al., Reliability of plastic ball grid array assembly,<br>The force-joint-height characteristics have been measured for in J. Lau (ed.). Ball Grid A different ball diameters. Model predictions of height after Hill, 1994, Chap. 13, pp. 380–442. first and second reflow have been verified from cross sections 3. P. Lall, M. Pecht, and E. Hakim, Influence of Temperature on Miof the part. Tests on 25 mil balls on 30 mil pads showed croelectronic and System Reliability, Boca Raton, FL: CRC Press, force–displacement characteristic similar to that predicted by 1997. the simulations. The predicted stiffness and peak load at fail- 4. P. Lall, M. Pecht, and E. Hakim, *Influence of Temperature on Mi*ure agree with model predictions. *croelectronic and System Reliability,* Boca Raton, FL: CRC Press,

- The methodology can be used to predict the equilibrium 5. G. Gold and B. Miles, private communication, 1995. shape of BGA solder joints, their force–displacement 6. K. A. Brakke, The surface evolver, *Exp. Math.,* **1** (2): 141–165, characteristics during reflow, and the stability of their 1992. final equilibrium shape. Based on the primary informa-<br>tion above, BGA solder joints can be designed for a par-<br>try Center. University of Minnesota and Susquehanna University. standoff. (128.101.25.31), filename /pub/evolver.tar.Z
- 



the package during second-side reflow. joints, *Proc. Surface Mount Int.,* 1996, pp. 95–106.

lated model is however tet-meshed. Another translation interface has been written to translate the tet-meshed model into a brick-meshed model. The parametric nature of the models allows the user to evaluate the influence of various variables, including solder volume, misalignment, pad radius, solder surface tension, and surface tension of the solder–pad finish interface, on the final solder joint shape after reflow.

• The translated BGA solder-joint models from Surface Evolver have been embedded in component finite-ele-

### **ACKNOWLEDGMENTS**

vanced Manufacturing Technology Center (AMTC), Kingshuk Banerji, Bill Mullen, and Glenn Urbish for supporting this ized as a function of the out-of-plane displacement. The effort.

- tutive model for hot working of metals, *Int. J. Plasticity*, **5**, 95–
- in J. Lau (ed.), *Ball Grid Array Technology*, New York: McGraw-
- 
- 1997.
- 
- 
- tion above, BGA solder joints can be designed for a par-<br>try Center, University of Minnesota and Susquehanna University,<br>ticular shape (hourglass, barrel, etc.) and a desired July 19, 1995; available by anonymous ftp from July 19, 1995; available by anonymous ftp from geom.umn.edu
- To evaluate the reliability requirements in solder-joint 8. S. M. Heinrich et al., Selection of design and process parameters design a translation interface from Surface Evolver to for non-uniform ball-grid arrays, Advan design, a translation interface from Surface Evolver to for non-uniform ball-grid arrays, *Advances in Electronic Packaging*,<br>ANSVS has been written to translate models seamlessly *INTERPAK 95*, ASME, 1995, EEP Vol. 10-1, ANSYS has been written to translate models seamlessly *INTERPAK 95,* ASME, 1995, EEP Vol. 10-1, pp. 273–288; Imfor reliability simulations. All the vertex, edge, and facet<br>information is preserved during translation. The trans-<br>Electronics Components and Technology Conf., 1995, pp. 793–803.

### *Reading List*

- K. Banerji and R. Darveaux, Effect of aging on the strength of and ductility of controlled collapse solder joints, *First Int. Conf. on Microscopy and Mechanical Properties of Aging Materials,* TMS, Warrendale, PA, 1993.
- K. Banerji, Development of the SLICC (slightly larger than IC carrier) Package, *Nepcon West 94,* Anaheim, CA, 1994, pp. 1249– 1256.
- K. Banerji and P. Lall, Development of the SLICC (slightly larger than IC carrier) package, *Proc. Technical Program, Nepcon East 95,* Boston, 1995, p. 441.
- Package E. Bradley, P. 2003, Boston, 1999, P. 441.<br>E. Bradley, P. Lall, and K. Banerji, Effect of thermal aging on the **Figure 67.** Nonlinear springs used to model the out-of-plane tilt of microstructure and reliability of ball grid array (BGA) solder

**PACKAGING RF DEVICES AND MODULES 549**

- J. P. Clech et al., A comprehensive surface mount reliability model (CSMR) covering several generations of assembly technology, *Proc. 43rd ECTC,* 1993, pp. 62–70.
- P. Lall and K. Banerji, Assembly-level reliability characterization of chip-scale packages, presented at *Electronic Components and Technology Conference (ECTC),* Seattle, 1998, Session 13, Paper 2.
- P. Lall and K. Banerji, Assembly-level reliability of flex-substrate BGA, elastomer-on-flex packages and 0.5 mm pitch partial array packages, presented at *Surface Mount International Conference (SMI),* San Jose, CA, 1998.
- P. Lall and K. Banerji, Solder joint design for optimum process and reliability, *Surface Mount Int. (SMI) Conf.* San Jose, CA, 1997, pp. 97–108.
- P. Lall et al., Reliability characterization of the SLICC package, *Electronic Components and Technology Conf. (ECTC),* Orlando, FL, 1996, pp. 1202–1210.
- R. Mahidhara et al., Solder joint integrity in Tessera's  $\mu$ BGA package, in *Design and Reliability of Solders and Solder Interconnections,* TMS, Warrendale, PA, 1997, pp. 403–412.

PRADEEP LALL Motorola, Inc.