been used in communication, space, scientific, and commercial applications. The term *microwave* usually refers to the active antennas, antenna arrays, microelectromechanical frequency spectrum ranging from 300 MHz to 300 GHz. systems (MEMSs), substrates with Strictly speaking, millimeter-wave (mm-wave) begins at ductor or other novel components. Strictly speaking, millimeter-wave (mm-wave) begins at ductor or other novel components.
about 30 GHz: therefore, the term *radio frequency* (RF) is RF packaging technologies are advancing rapidly. This arabout 30 GHz; therefore, the term *radio frequency* (RF) is RF packaging technologies are advancing rapidly. This ar-
used, instead of *microwave*, to represent both microwave (300) ticle provides basic knowledge to unders used, instead of *microwave*, to represent both microwave (300 ticle provides basic knowledge to understand the technology
MHz to 30 GHz) and mm-wave (30 GHz to 300 GHz) fre-
advances. Most packaging issues common to those MHz to 30 GHz) and mm-wave (30 GHz to 300 GHz) fre-

more important due to the significant growth of military and unique issues for RF packaging. Representative packages and
commercial applications in wireless communication and sens-
assembly technologies will be reviewed. C commercial applications in wireless communication and sens-
ing. Packaging strongly affects performance, cost, and relia-
ations of RF performance and reliability will be introduced. bility; it is a determining factor in application growth. Many The reliability section will cover both thermal management
RF packaging issues are the same as those for microelectronic and mechanical integrity. A case study RF packaging issues are the same as those for microelectronic and mechanical integrity. A case study will be presented to packaging, which are covered in other articles. However, RF illustrate a typical design procedure co packaging, which are covered in other articles. However, RF packaging has three distinguishing features: tors. In addition, computer-aided-design (CAD) issues and ad-

1. *Frequency range.* Table 1 lists application examples at future challenges. frequencies ranging from 1 GHz to 100 GHz (1). There is another long list for frequencies less than 1 GHz. For **RF PACKAGES** such a wide spectrum of applications, it is not practical

Table 1. Examples of RF Applications at Frequencies from 1 GHz to 100 GHz

Frequency (GHz)	Applications		
$1.9 \text{ to } 2.1$	Personal communication services (PCS)		
$4 \text{ to } 8$	Cooperative engagement military communication		
5.1 to 5.3	Supernet band for PCS		
12.4 to 12.7	Direct broadcast satellite (DBS)		
20 and 44	Military MILSTAR		
27.5 to 30	Local multipoint distribution service (LMDS)		
$26 \text{ to } 40$	Military precision guided missiles		
60	Wireless communication links		
77	Vehicular collision avoidance radar		
75 to 110	Concealed-weapon detection		

to develop a few ''standard'' packaging solutions to meet requirements that are usually frequency-dependent.

- 2. For frequency higher than 1 GHz, the package strongly affects RF performance. It is a part of the circuit, not just a housing. The package parasitic becomes more critical as frequency increases (2,3).
- 3. The number of inputs/outputs (I/O) in RF packages is small, for instance 6 I/Os or 12 I/Os; however, electromagnetic waves must be transmitted in and out with minimum losses.

RF packaging technologies have been driven by military applications; as a result, most packages are semicustom or custom designed for performance, reliability, and small volume manufacturing. With the growth of commercial applications, cost is becoming the predominant factor. As a result, plastic and low-cost ceramics are used for mass production of RF packages for PCS applications at frequencies around 2 GHz. They are being developed for higher frequencies around 5 GHz.

High-volume applications in mm-wave frequencies, for example, 23 GHz, 26 GHz, 30 GHz, 38 GHz, 60 GHz, and 77 GHz, are to be implemented in the near future. Packaging **PACKAGING RF DEVICES AND MODULES** these RF devices and modules is critical to a successful implementation. Package complexity is increasing substantially in Initially implemented in military radar, microwaves have order to support these new commercial systems using micro-
been used in communication, space, scientific, and commer- wave and millimeter-wave integrated circuits (M

quency spectrum.

Radio frequency (RF) packaging is becoming more and be found in other articles. The following sections will focus on Radio frequency (RF) packaging is becoming more and be found in other articles. The following sections will focus on
The important due to the significant growth of military and unique issues for RF packaging. Representativ ing. Packaging strongly affects performance, cost, and relia- ations of RF performance and reliability will be introduced. vanced packaging concepts will be introduced, to understand

A typical microwave and mm-wave system is shown in Fig. 1. Signals are generated by an oscillator and transmitted from an antenna driven by an amplifier. The signals are received by another antenna and propagated to a receiver. There are many transmission line components to interconnect these basic devices. In many cases, the transmission line is a part of the circuits. The trend is to integrate all the devices and components more and more using MMIC and advanced packaging technologies. High integration could eliminate layers of interconnects for cost reduction and performance enhancement.

Figure 2 shows an example of two levels of RF packaging. For a single-chip package, an RF device is connected to a package substrate through wire bonding or flip-chip soldering/bonding. Usually there are transmission lines on

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

550 PACKAGING RF DEVICES AND MODULES

of major functional modules and circuits for signal transmitting and package are described in Fig. 4. receiving. The integration of the oscillator, amplifier and antenna is for signal transmitting. The integration of the antenna and receiver is for signal receiving. For high-frequency applications, the transmis-
sion line components should be reduced as much as possible for high
example for high thermal management efficiency.

the substrate; the lines are connected to the external ports ules in the array through feedthroughs or vias. The external ports are con-
nected to the next level board assembly. For a multichip RF . Overall cost include nected to the next level board assembly. For a multichip RF • Overall cost including assembly and rework as well as module, bare-die devices and RF components are connected to package manufacture bility module, bare-die devices and RF components are connected to package manufacturability a multilayer substrate with transmission lines as interconnects. These single-chip and multichip modules will be briefly With these considerations, a designer can chose a proper
reviewed in what follows (see Fig. 2).

Single-Chip Packages

gold-coated leads passing through a metal or ceramic wall.
With a metal wall, feedthroughs are isolated from the wall by
given in this section.
Netal Wall Package. The metal wall is usually Kovar coated
 $\frac{1}{2}$

-
-
-
-

Figure 1. A typical microwave or millimeter-wave system consisting **Figure 3.** Photo of a typical single-chip RF package. Details of the

-
-
- System constraints such as size, weight, shape, hermeticity, or the special positioning of the packages or mod-
-
-

packaging solution. A summary of different packages are described below.

Figure 3 shows a photo of a typical RF package with various
components of a package shown in Fig. 4. The wall of housing
is usually made of metal or ceramic. The feedthroughs are
gold-coated leads passing through a metal o

glass. A gold plated Kovar (iron-nickel-cobalt alloy) or CuW Metal Wall Package. The metal wall is usually Kovar coated

(copper-tungsten) base is soldered to the bottom of the pack-

age, and a gold plated Kovar lid is ty the above example. Several factors should be addressed before formance is poor using novar and the cost can be migh. Iner-
an individual packaging method is chosen (4): mal performance can be enhanced substantially with a base plate. To reduce cost, metal injection molding can be

• Low-loss electrical interconnect with impedance match-

ing

• Dimensional stability and achievable tolerances

• Three-dimensional package characterization with anti-

• The feedthrough conductor can be tungsten stripli resonance housing additional electrical isolation. A good package can be used up • Electromagnetic shielding to 60 GHz with low insertion loss and good isolation. The

Figure 2. Single-chip and multichip RF packages mounted on a board. The singlechip package can be through-hole or surface mount types. The multichip module can be assembled using wire bonding or flip-chip connections; the module can be mounted onto the board using throughhole or surface mount technologies. All the critical elements for the first- and the second-level packaging are shown in the figure.

ature cofired ceramic (LTCC) with copper as the conductor. **Multichip Modules** The substrate is ideal for surface mount package and multichip modules. A good package can be used up to 40 GHz Multichip module (MCM) technologies are being applied to with low insertion loss. Its cost is low because the use of cop- design and manufacture RF modules. It is defined as a subper as the conductor; however, without enhancement, its ther- strate of dielectric and conduction layers, on which integrated mal performance can be poor. circuits ("chips") and passive components (if any) are

RF vias. The external ports can be designed for leadless chip rate packaging for most of the active components. The entire carrier or ball-grid-array (BGA) surface-mount technologies. MCM may be placed in a hermetic package much like a large The insertion loss can be high, and the operation frequency is single-chip carrier, or may be directly covered with a sealant limited to a band between 18 GHz to 26 GHz. With higher material to protect the components from frequencies, the typical $\lambda/4$ length scale is close to length scales of package discontinuities caused by bonding wires or of a photo taken from Ref. 8. The module consists of compojoints, vias, walls, and other elements. To reduce the loss at nents on both sides. The front side has RF multicavities with a selected high-frequency band, the electromagnetic coupling all the MMICs and a large cavity with low-frequency compoat critical interfaces should be designed to smooth such dis- nents, for example, ASICs and discrete components for power continuities. Figure 6 is a package with coupling designed for supply and distribution. The backside is a nonhermetic area 77 GHz. where all the surface mount components are assembled.

tion molding of a device on a pedestal/leadframe for die at- packaging are listed in Table 3. MCM technologies are emerg-

Figure 5. A surface mount package with RF vias. At the end of each port, the RF signal passes through the via to a solder pad for surface mounting. No lead is needed for better RF performance because of short connections. Surface mount is important to automatic assembly of the package onto a board.

tachment and I/O leads. The package is excellent in manufacturability and ideal for surface-mount technology. However, it is usually used for frequencies less than 10 GHz due to high insertion loss. The manufacturing processes are the same as those for plastic packages used in microelectronics; however, the inductance of bonding wire and leadframe Figure 4. Structure of an RF package consisting of a wall, feed-
throughs, and a baseplate. The baseplate carries the RF device that
is connected to RF ports through wire bonding pads and feed-
throughs. The metal wall is

package cost can be lower than that of the metal wall pack-
age's, but it may still be high.
Class Ceramic Package. The package material is a com-
pound mixing glass and alumina. It is also called low-temper-
pound in th

Figure 5 shows a surface-mounted ceramic package with mounted directly on (or inside) the substrate, without sepamaterial to protect the components from physical damage (7). A good MCM example is shown in Fig. 7, which is a drawing

Plastic Package. The plastic package is fabricated by injec-
The advantages and concerns of MCM and single-chip

Table 2. Different Materials for Single-Chip RF Packages

	Metal Wall	Ceramic Wall	Glass Ceramic	Plastic
Features	Broadband Low loss Antiresonation	Broadband Lower cost than metal wall Low loss	Low loss Suitable for single-chip and MCM Surface mount	Low cost Suitable for high volume applications Surface mount
	Structure Excellent shielding Excellent isolation	Anticavity resonation Good shielding Good isolation	Suitable for high-volume applica- tions Excellent design flexibility	

Figure 6. Structure of an electromagnetic coupling package. The toplayer microstrip line is coupled to the bottom one through the slot on the ground plane. The structure achieves the low insertion loss in a selected high frequency band. Such a specific RF design is important to reduce losses in millimeter-wave applications.

Front side

Backside

Figure 7. Substrate for a mixed multichip module. The front side consists of low frequency microelectronics and RF areas. Critical devices are sealed separately to avoid crosstalk. The back side is a nonhermetic area for all low frequency surface mount components. A multichip module is much more complicated than single-chip packages; it is custom-designed and fabricated to interconnect many devices to reach specific targets on cost, performance, size, weight, or reliability.

	Single Chip	MCM
Advantages	Each device testing	Size reduction
	Good yield as module	Lightweight
	Device to device iso- lation	Assembly cost reduction/ cycle time reduction
	Hermeticity for indi- vidual device	Performance enhancement Reliability enhancement
	Volume manufactua- bility	Power reduction
Concerns	Electrical performance	Bare die testing and yield
	as module level	Rework
		Use of via for RF line
		dc/RF shielding

Table 3. Advantages and Concerns for Single-Chip and Multichip Packaging

for mm-wave modules with frequencies higher than 30 GHz. However, its cost can be very high if manufacturing yield is ing as a cost-effective technology for next-generation devices
because of their advantages in small size, performance en-
hancement, better reliability, low power consumption, pack-
age cost reduction, and potential overal MCM. It is anticipated that more MCM-based RF modules will be developed for size, weight, performance, power, or cost advantages in future.

> MCMs can be fabricated using thin-film, thick-film, or thick/thin film technologies. Typical substrate materials important to RF packaging are listed in Table 4 (10,11) for hard and Table 5 (12) for soft substrates.

> **Alumina/Glass Alumina.** Alumina and glass alumina are popular substrates for MCMs. The fabrication of alumina substrate usually employs cofired technology, which includes lowtemperature cofired ceramic (LTCC) and high-temperature cofired ceramic (HTCC). LTCC and HTCC are alumina/glass systems that differ in glass content (50% vs. 4%) and firing temperature (850°C vs. 1500°C). The LTCC firing tempera-

Table 4. Properties of Hard Substrate Materials

^a Alumina A443 by Kyocera Corporation.

^b Alumina A493 by Kyocera Corporation.

^c Glass ceramic G-55 (GL550) by Kyocera Corporation.

Note: For properties of BeO the reader is refered to *Integrated Active Antennas and Spatial Power Combining* [J. A. Navarro, K. Chang, 1996]. Properties of fused quartz, sapphire, and Si are covered in *Materials Handbook for Hybrid Microelectronics* [Edited by Joseph Alison King. Artech House 1988]. Properties of gallium arsenide are listed in this table for reference.

Table 5. Properties of Soft Substrate Materials

	CTE $\times 10^{-6/ \circ}C$	Thermal Conductivity $W/m \cdot K$	Dielectric Constant ϵ_r (10 GHz)	Tan δ \times 10 ⁻⁴ (10 GHz)
PTF	17	0.257	2.33	13
Filled PTFE ^b	35	0.31	3.5	26
$\rm FR4^c$	15.8	0.2	4.7	300
$Polvimide^d$	16	0.043	4.2	150

^a Diclad 870 by Arlon Materials for electronics division.

b AR 350[™] by Arlon Materials for electronics division.

^c For properties of FR4 refer to *Microelectronics Packaging Handbook* [Edited by R. R. Tummala and E. J. Rymaszewski. New York: Van Nostrand Reinhold, 1989].

^d 85N by Arlon Materials for electronics division.

while HTCC is limited to the use of a higher melting point techniques may be needed. For example, reactive ion etching refractory alloy, such as tungsten and molybdenum. LTCC (RIE) instead of a wet etching process may be used to fabrisubstrates thus have lower sheet resistance but higher dielec- cate a precise structure for superior performance (7). tric loss tangent. Their mechanial strengths and thermal conductivities are also lower than those of HTCC substrates. To **Assembly Technologies**

thermal performance can be enhanced by the use of metal **Wire Bonding.** Wire bonding technology is the earliest and plates, for example, CuW and Cu-Mo-Cu composites. Alterna-
tively, AIN or BeO can be used. the used. typi

BeO. Beryllium oxide or beryllia (BeO) is an alternative gold-plated die and substrate bond pads. The very narrow substrate material with an excellent thermal conductivity of wires are highly inductive at higher frequen of outgasing during substrate fabrication. Also, its CTE is 9 tions from module to module (13). Length and impedance conprom/ $^{\circ}$ C, which is quite different from GaAs's CTE. In addi-
trol are critical issues. tion, BeO cannot be used to fabricate multilayer structures.

becoming an appealing alternative to alumina. Its coefficient thin packaging. TAB is typically a reel-to-reel process using of thermal expansion (CTE) of 4.7 ppm/ \degree C, which is closer to silicon's and GaAs's CTE. It can be used for single-layer and The inner leads of the tape are bumped and bonded to the die multilayer thin- or thick-film technologies. AIN substrate also pads. Finally, the bonded assembly utilizes refractory metallizations, firing at 1800°C. AIN powutilizes refractory metallizations, firing at 1800°C. AIN pow-
ders are currently more expensive than alumina and result in container film carrier can be made for TAB RF packaging. ders are currently more expensive than alumina and result in coplanar film carrier can be made for TAB RF packaging,
higher substrate cost. In addition, the electrical loss could be which has an insertion loss of less than high and the thermal conductivity can be degraded substan-
tially, with processing variations.
electrical performance of a GaAs MMIC module with coplanar

Polymers. Laminated substrates are being used widely for directly on wafer (14). personal communication systems (PCS) applications. Their well-established manufacturing infrastructure can be ac-
Flip Chip Assemblies. Flip-chip technology provides a direct cessed by module designers. The typical substrates can be metallurgical interconnect between die bond pads and the PTFE, FR-4, and polyimide. Their properties are listed in Ta- substrate. Solder-bumped die are soldered or bonded directly ble 5. Their CTEs are very large and thermal conductivities to the substrate, providing an excellent electrical connection.

are poor, so reliability issues should be considered during module design. For low-loss modules, PTFE with different fillers can be used.

In addition to the properties discussed above, another major concern regarding the materials is dimensional stability. RF performance is affected by the variations of dimensions such as the length and the width of a line, the shape of a line's cross-section, the spacing among lines, the diameter of a via, surface roughness, and many other geometric parameters. In particular, performance in millimeter wave modules is strongly dependent on dimensional stability. For these applications, HTCC, LTCC, and plastic packages might not be good choices; their structural shrinkage or expansion could cause performance degradation. Rigorous process control is needed to limit the dimensional change during manufacturing. Or, thin-film packages could be used. Even for the thinture permits the use of silver, gold, and copper as conductors, film interconnects, tight process control or new processing

achieve better cost/performance ratio, thin-film MCMs can

achieve device-to-package) assembly technologies are

are a harder alumina substrate, for example, A493, listed in

The first-level (device-to-package) assembly te

to $25 \mu m$ diameter gold wire which is ball or wedge bonded to

TAB. Tape automatic bonding (TAB) technology is com-**AIN.** AIN, with a thermal conductivity of 150 W/mK, is monly utilized in commercial products requiring lightweight, solid copper tape or copper prepatterned on a polymide film. pads. Finally, the bonded assembly is encapsulated and the which has an insertion loss of less than 0.2 dB/mm without electrical performance of a GaAs MMIC module with coplanar film carrier is almost equal to that of an MMIC measured

554 PACKAGING RF DEVICES AND MODULES

The thermal path is through the solder connection to the substrate. In the case of high-power GaAs MMICs, without the use of thermal bumps, this thermal path is usually inadequate for reliable operation (13). However, flip-chip assembly is becoming more and more important with the following advantages (15–17):

- Automated assembly
- Compact modules
- Minimum interconnect length
- Low inductance and discontinuity
- Compatibility with coplanar interconnects without the use of thin devices
- Efficient thermal management with the use of thermal bumps

RF packaging is very challenging because of the wide spectrum of operation frequencies and strong packaging effects on **Figure 8.** Block diagram of RF components for a general single-chip
RF performance For example the number of I/Os is substan. RF package. Each block represents RF performance. For example, the number of I/Os is substan-
 R F package. Each block represents a critical package element that the RF performance of a packaged RF device. tially less than those for microelectronics; however, it is still very difficult to switch from wire bonding to flip-chip assembly. Such a switch is a paradigm shift, demanding reconsider-
ation of not only package but also device designs. The micro-
strip lines on an MMIC should be replaced by coplanar
waveguides. More important, placement of hig

electromagnetic coupling are measures of RF performance. As for the next-level packaging (see Fig. 2).

-
-
-
-

can be either single layer or multilayer. For a multilayer substrate, vertical vias are needed to carry the signal or dc power **PERFORMANCE OF RF PACKAGES** through different layers. The substrate is enclosed in the metal or ceramic housing with external ports. Feedthroughs At microwave and higher frequencies, packaging can affect are needed to carry the RF and other signals in and out the RF performance of circuit significantly. RF parameters of through the package housing. A stripline structure is a comthe package are frequency-dependent. Insertion loss, return mon choice for these feedthroughs. External ports can be minloss, package resonance frequency, and crosstalk caused by iature coaxial connectors, through-hole leads, or solder joints

frequency increases, packaging can become the limiting factor
of electrical performance by degrading signal propagation, or
by contributing to structural configuration that fosters cavity
resonances or that propagates wave insertion and return losses. The insertion loss (S_{21}) in two-**Single-Chip RF Package** port RF circuits is found by driving port 1 with a incident Even though RF performance of multichip modules (discussed
later) is superior (3) to that of single-chip package to some
extent, the single-chip package is still useful due to several
reasons (3):
extent, the single-chip amplitude to port 1 when port 2 is terminated in matched 1. Electrical response of a packaged device is more repro- load. The return loss (S_{11}) and insertion loss (S_{21}) are widely ducible and defined. Bond wire and mounting tech- used in RF engineering as measures of RF performance. As niques affecting RF characteristics can be defined. observed in Fig. 9, the flip-chip interconnect typically results 2. Die performance can be tested and validated.

3. Each package can be designed for machine handling.

3. Each package can be designed for machine handling.

2. Each package can be designed for machine handling.

2. Each 4. Packages assembled are usually reworkable. amount of standing waves in the assembly and, hence, the

Figure 9. Insertion loss and return loss for flip-chip and bond-wire interconnects with RF chips mounted on a laminate or a ceramic substrate. The losses are strongly dependent on the assembly technologies, substrate materials, and operating frequencies. This figure can be used to estimate losses in a typical RF package. (From Ref. 7, © IEEE 1997, reprinted

most uniform behavior across a wide range of frequencies, comments in this section are limited to CPW flip-chips. Figure

$$
L_s = 5 l \left[\ln \left(\frac{2 l}{p}\right) - \frac{3}{4}\right]
$$

where L_s is the self-inductance with the unit of nH, l is the length of the wire in inches, and p is the diameter of the wire in inches. Figure 10 shows calculated return loss and insertion loss of bond wire and bond ribbon interconnect versus normalized wire length L/λ_0 (19). An interconnect with a return loss better than -10 dB requires bond wires not longer than $0.033\lambda_0$, which is only 100 μ m at 94 GHz. Bond ribbon has better performance; the limit on the length in this case is $0.063\lambda_0$ for -10 dB return loss (19).

Flip-Chip Interconnects. The use of CPW line on the chip and the substrate is the key step that allows applying flipchip as an alternative interconnect technique for RF systems. In CPW, the ground conductors are on the same plane as the signal strip. Microstrip line is more commonly used in RF packages. Therefore, flip-chip interconnects are also used with microstrip. Because the ground conductor and signal **Figure 10.** Calculated return and insertion losses of bond wire and strip line are not on the same plane in the microstrip line configuration, vias are needed to connect the ground planes on the chip and package substrate. Therefore, most of the losses. (From Ref. 19, © IEEE 1996, reprinted with permission.)

 S_{11} should be less than -20 dB across the entire passband of 11 shows the structures of flip-chip interconnect on CPW and interest. Here again, wire bonds of all lengths perform poorly microstrip lines. The bump height (50 μ m to 75 μ m) is small in comparison with flip-chip interconnects for frequency above compared with the length of bond wire, and the bump diamea few hundred megahertz. the same state of the ter (40 μ m to 150 μ m) is larger than that of the bond wire. *Bond Wire or Ribbons.* Wire bonding is the most widely Therefore, a considerable improvement in the electrical inused method of connecting a chip to a package. A typical bond terconnect properties is achieved. The return loss is less than wire is around 300 μ m long and 200 μ m high. This length -10 dB at 100 GHz for bump height 70 μ m and bump diameincludes a margin of error due to (1) the height difference ter 40 μ m (19). However, chips are flipped so the substrate is between the chip and the substrate, (2) chip contact pads' lo- very close to the chip. When the fields of the transmission cations, and (3) an extra length needed to avoid a mechanical lines on the chip interact with the mounting substrate, the failure during thermal cycling. The inductance of the wire RF performance of the chip can be affected for several realength may degrade the electrical performance of the RF chip. sons: (1) transmission lines on the chip, (2) the gap between Wire bond inductance can be calculated using the following the chip and the substrate, (3) the transition into the chip's formula (18): transmission lines, (4) chip thickness, (5) transmission lines or other structures on the substrate under chip, and (6) di-

bond ribbon interconnect versus normalized wire length L/λ_0 . This figure can be used to estimate the right wire length for desirable

(**a**)

Figure 11. (a) Structure of flip-chip interconnect on a coplanar waveguide (CPW) with h_b as the bump height, P_b as the bump pitch, t_b as the bump diameter. Three solder bumps are needed for one RF and where two ground connections. (b) Structure of flip-chip interconnect on a microstrip line. A single solder bump is needed for the RF connection.
(From Ref. 19, © IEEE 1996, reprinted with permission.) $A = \frac{Z_0}{60}$

electric constants of the chip and the substrate. The change in line impedance for the flipped verse the unflipped case is larger than 5% for microstrip line on GaAs with width 254 μ m and air gap 100 μ m (20). When a CPW is used as the transmission line for MMICs, the fields in the CPW are well confined within the gaps on the CPW and narrower line widths and gaps are possible for a desired line impedance at the expense of higher transmission line loss. The change in the impedance for CPW on GaAs is less than 0.53% up to 50 GHz with the width 14.2 μ m, gap 15.42 μ m, and airgap 100 μ m (20). As the air gap between the substrate and the chip is reduced, more field fringes into the substrate, which reduces the line impedance; the optimum air gap is about 100 μ m for CPW with width 76.2 μ m and gap 50.8 μ m (20). For protecting the chip from the environment and for increasing the connection reliability, an underfill epoxy can be used for flipchip interconnects. The effect of underfill for RF performance of chips has been reported (16,17,21). A lumped-element model of flip-chip joint is available (22). **Figure 12.** Geometry of a microstrip line with *d* as the substrate

widely used for MMICs and MCMs, but recently the CPW termined by these three parameters.

and coplanar strip (CPS) have been shown to be appealing alternatives. A brief discussion about microstrip line, CPW, and CPS is given below. Detail descriptions of these transmission lines are available in other articles in this encyclopedia.

Microstrip Line. The microstrip line is the most commonly used transmission line for MMICs; it is formed by a strip conductor of a width of *W* and thickness *t*, situated on the top side of a planar dielectric substrate and a ground conductor (see Fig. 12).

Given the dimensions of the microstrip line, the characteristic impedance can be calculated as (23):

$$
Z_0 = \frac{60}{\sqrt{\epsilon_e}} \ln\left(\frac{8d}{W} + \frac{W}{4d}\right) \quad \text{for } 1 \ge W/d
$$

$$
Z_0 = \frac{120\pi}{\sqrt{\epsilon_e[W/d + 1.393 + 0.667 \ln(W/d + 1.444)]}
$$

for $W/d \ge 1$

where *W* is the width of the strip in microstrip line, *d* is the thickness of substrate, and ϵ is the effective dielectric constant of a microstrip line, which is given approximately by

$$
\epsilon_e = \frac{\epsilon_r + 1}{2} + \frac{\epsilon_r - 1}{2} \frac{1}{\sqrt{1 + 12d/W}}
$$

where ϵ is the dielectric constant of the substrate.

Given characteristic impedance Z_0 and dielectric constant ϵ_r , the *W*/*d* ratio can be found as

$$
\frac{W}{d} = \frac{8e^{A}}{e^{2A} - 2} \qquad \text{for } W/d < 2
$$
\n
$$
\frac{W}{d} = \frac{2}{\pi} \left[B - 1 - \ln(2B - 1) + \frac{\epsilon_r - 1}{2\epsilon_r} \left(\ln(B - 1) + 0.39 - \frac{0.61}{\epsilon_r} \right) \right]
$$
\n
$$
\text{for } W/d > 2
$$

$$
A = \frac{Z_0}{60}\sqrt{\frac{\epsilon_r+1}{2}} + \frac{\epsilon_r-1}{\epsilon_r+1}\left(0.23 + \frac{0.11}{\epsilon_r}\right) \text{and} B = \frac{377\pi}{2Z_0\sqrt{\epsilon_r}}
$$

height, *W* as the width of the conducting strip, and ϵ_r as the relative **Transmission Lines on Package Substrates.** Microstrip line is dielectric constant of the substrate. The impedance of the line is de-

Microstrip line is used for frequencies below 60 GHz with impedance ranging from 15 Ω to 120 Ω (24). Because the ground plane is usually fabricated on the backside of the chip or the component, it is necessary to fabricate via holes to connect ground bonding pads and the backside. Such via processing is expensive and susceptible to thermal mismatchinduced stresses.

CPW. The structure of a coplanar waveguide (CPW) is shown in Fig. 13. It consists of a signal conductor placed between two ground planes. All the three conductors are deposor the component, it is necessary to fabricate via holes to con-

nect ground bonding pads and the backside. Such via pro-

recessing is expensive and susceptible to thermal mismatch-

induced stresses.
 CPW. The struct on a CPW is quasi-TEM at low frequencies (25). For an ideal
case, when the ground planes are very wide relative to the
slot spacing S and the dielectric substrate is much thicker
than S, the characteristics of the CPW can conformal mapping techniques (25). The capacitance of the CPW is given by (25)

$$
C=4\epsilon_o\frac{(\epsilon_r+1)}{2}\frac{K(\kappa)}{K'(\kappa)}
$$

grals of the first kind. The modulus $\kappa = S/(S + 2W)$ with gap flip-chip assembly technology; (d) less radiation at discontinu-*S* and width of signal conductor strip *W*. Consequently, the ities, low conductor loss in some cases, and less dispersion as characteristic impedance is given by compared with the microstrip line; and (e) reduced coupling

$$
Z_0 = \frac{120\pi K'(\kappa)}{\sqrt{\epsilon_e}K(\kappa)}
$$

 $(\epsilon_r + 1)/2$). Design equations for CPW with general dimen-passes (27). Number and optimum placing of ground straps sions are complex and available in Ref. 25. Section 2.1.4. are issues of design. sions are complex and available in Ref. 25, Section 2.1.4. are issues of design.
Since the CPW is used in circuits with a higher integration **Coplanar Strips.** A coplanar strip (CPS) transmission line Since the CPW is used in circuits with a higher integration

width of the center conducting strip and S as the spacing between in circuit layouts, reduce the package size, get more flexible *the grounding plane and the center strip*. The impedance of the line means of interconnect, the grounding plane and the center strip. The impedance of the line means of interconnect, and maintain low cost. Since the is determined by these two parameters and the effective dielectric ground plane is used between th is determined by these two parameters and the effective dielectric constant of the substrate. among the signal lines is reduced. A typical multilayer sub-

between the top metal and CPW substrate and of the finite width of conductors on the line parameters (26).

The principal advantages of CPW are (27) : (a) easier construction using thicker substrates without via holes; (b) good where $K(\kappa)$ and $K'(\kappa) = K(\kappa')$ are the complete elliptical inte- grounding for integrated active devices; (c) compatibility with between different lines in the same metallization layer (28). One of major problems with CPW is that a balanced coupledslotline mode can be excited at nonsymmetric discontinuities. This mode can be avoided by incorporating grounding straps Where ϵ_e is the effective dielectric constant for the CPW (= between the ground planes, using either air-bridges or under-

density, attention has been paid to the effect of the distance consists of a pair of strip conductors of width *W* and separated by a narrow slot of width *S* on a dielectric substrate, as shown in Fig. 14 (29). As a balanced transmission line, it is ideally suited to balanced mixers and push–pull amplifiers. CPS has several advantages over conventional microstrip line and CPW (29). It facilitates shunting as well as series mounting of active and passive devices and eliminates the need for wraparound/via holes, which introduce additional parasitic elements. In short, CPS has all the advantages of CPW. In addition, CPS makes efficient use of the wafer area, so the die size per circuit function is small. This results in lower cost and larger number of circuit functions for a given die size. Also, CPS propagation parameters are independent of the substrate thickness beyond a certain critical thickness which simplifies heat sinking and circuit packaging. CPS does not require grounding, which is an appealing feature for highdensity interconnects. However, the lack of design information has severely restricted its use. More important, transitions from CPS to microstrip/CPW in real applications are very difficult because CPS is a balanced line without a ground plane.

Multilayer Substrate. A multilayer substrate consists of thin dielectric layers and metal conductors formed on a wafer surface. These metal transmission lines and ground planes are connected through vertical via holes. Using multiple dielectric Figure 13. Structure of a CPW transmission line with *W* as the and metal layers, it is possible to get an increased flexibility width of the center conducting strip and S as the special between in circuit layouts, reduce

Figure 15. A typical multilayer substrate using microstrip lines and ties (4).
striplines as transmission lines. The substrate is used to interconnect The 1 striplines as transmission lines. The substrate is used to interconnect The resonance frequencies of the TE_{mnl} or TM_{mnl} modes in RF packages or bare devices. (From Ref. 30, © ASME 1997, reprinted a rectangular enclosu with permission.) by (23)

strate with microstrip lines and striplines (discussed later) is $f_{\text{mnl}} = \frac{c}{2\pi}$
shown in Fig. 15 (30). Analysis methods for multilayer substrates can be found in Ref. 31. Additional discussions about

Crosstalk. When frequency increases, the signal energy is of the cavity in x, y, and z directions, respectively. If $b < a <$ not confined to the transmission lines, but gets coupled from d. TE₁₀₁ model will be the domina not confined to the transmission lines, but gets coupled from d , TE_{101} model will be the dominant resonant mode with the one line to others, including the dc power lines. Coupling gen-
lowest resonance frequency f_{1 one line to others, including the dc power lines. Coupling gen-
erally occurs in an unintended manner. The energy can be end-to-end isolation and raise cavity resonance frequencies, a coupled to undesired propagating modes in the complicated large cavity is divided into some subcavities, with partition waveguide structure formed by the package. This can result walls surface mounted to the substrate and grounded with a
in spurious resonances in the package housing. A signal that row of vias (35) For example, an empty pack in spurious resonances in the package housing. A signal that row of vias (35). For example, an empty package housing of spontaneously coupled to the neighboring lines is called 27.94 mm \times 53.85 mm has a resonance frequ is unintentionally coupled to the neighboring lines is called 27.94 mm \times 53.85 mm has a resonance frequency of about crosstalk, a term derived from telephone networks, where 6.0 GHz But the resonance frequency of the 2 *crosstalk*, a term derived from telephone networks, where $\frac{6.0 \text{ GHz}}{14.22 \text{ mm}}$ empty housing is approximately 11.8 GHz. When

Crosstalk actually arises from both the distributed capaci- a dielectric substrate is inserted in the package cavity, the tive and the inductive couplings of approximately equal mag-
nitudes (32). Although it may be easier to visualize the elec-
is placed in contact with the bottom wall of the package and tric field of mutual capacitance between adjacent lines, it has a thickness much smaller than the height of the package, should be recognized that there is also a corresponding mag- the modified resonance frequency f_r is given by (36) netic field coupling between the adjacent lines. When signal energy travels in one direction on the primary line, the portion of the signal coupled into the adjacent line travels in both energy travels in one direction on the primary line, the portion of the signal coupled into the adjacent line travels in both
directions. The magnetic coupling is important to understand
 $f_r = f_{101} \left[1 - \frac{d}{b} \left(\frac{\epsilon_r - 1$ the difference between the capacitive and inductive crosstalk at the two ends of a coupled line. The mutual capacitance where f_{101} is the resonance frequency for TE₁₀₁ mode, *d* is the ties (6). Practical circuits often consist of numerous lines, the resonance frequencies of a package (35).

which may be in proximity. Hence the space between lines should be considered for design of microstrip, CPW, or other interconnects in a package. A typical method for reducing spurious coupling is to restrict the routing of conductor lines on adjacent layers to orthogonal directions, so that signals cross only at 90° angles and the coupling is minimized. Also, in the multilayer structure the dielectric layers should be optimized in order to minimize coupling between the lines (33). Grounded isolation lines, which convert the microstrip line into coplanar waveguide with finite size strips, can be used to reduced the coupling between lines in the same layer (26,34).

Housings for RF Packages. RF chips are generally enclosed in a package housing which is metallized on walls to shield the chips from outside EM fields. Because the package housing is almost completely metallized, it can be considered to be a rectangular metal waveguide cavity. Signal energy can be coupled to propagating modes in the complicated waveguide structure. Such a coupling may result in a resonance in the package with undesirable consequences such as power loss, poor isolation, and circuit instabilities. Therefore, package electrical performance is not only associated with the transmission line design and functions of chips, but also affected by package housing geometry and intrinsic material proper-

a rectangular enclosure without a dielectric substrate is given

$$
f_{\text{mnl}}=\frac{c}{2\pi}\sqrt{\left(\frac{m\pi}{a}\right)^{\!2}+\left(\frac{n\pi}{b}\right)^{\!2}+\left(\frac{l\pi}{d}\right)^{\!2}}
$$

the multilayer substrate will be presented later.
 Crosstalk. When frequency increases, the signal energy is of the cavity in x y and z directions respectively If $h \le a \le$ end-to-end isolation and raise cavity resonance frequencies, a nt conversations might be heard from other lines. 14.22 mm empty housing is approximately 11.8 GHz. When
Crosstalk actually arises from both the distributed capaci- a dielectric substrate is inserted in the nackage cavity is placed in contact with the bottom wall of the package and

$$
f_r = f_{101} \left[1 - \frac{d}{b} \left(\frac{\epsilon_r - 1}{\epsilon_r} \right) \right]^{1/2}
$$

coupling is in phase with the signal on the primary line at thickness of the substrate, *b* is the cavity height, and ϵ is the both ends. However, the inductively coupled lines are essen- dielectric constant of the substrate. In the above formulas, tially the primary and secondary of a transformer due to mu- the effect of chips, imperfect cavity end wall (for feedtual inductance coupling, although both sides of this trans- throughs), and interconnections and passive circuits on the former have only a single "turn." Therefore, the two ends of substrate on the resonance frequencies have not been considthe inductively coupled secondary have opposite signal polari- ered. A full-wave simulation is needed to accurately predict

stripline commonly used for a feedthrough. (From Ref. 2, $©$ Artech

(**b**)

feedthroughs, which bring the signals through a package pared with the MCM-Ls and MCM-Cs. sidewall to external ports, is to provide controlled RF impeda planar strip penetrates the dielectric filled hole in the metal
wall. Given the desired characteristic impedance of the stripline, spacing between the ground planes b, and dielectric
extripline, spacing between the grou

$$
\frac{W}{b} = \frac{30\pi}{\sqrt{\epsilon_r}Z_0} - 0.441 \quad \text{for } \sqrt{\epsilon_r}Z_0 < 120
$$
\n
$$
\frac{W}{b} = 0.85 - \sqrt{1.041 - \frac{30\pi}{\sqrt{\epsilon_r}Z_0}} \quad \text{for } \sqrt{\epsilon_r}Z_0 > 120
$$

shown in Fig. 16(a). Loss properties of the ceramic substrate cuit signal planes sharing one ground plane. A comprehensive and physical dimensions of the feedthrough structure could understanding of this noise is being developed (37–39). The

attenuate the high-frequency signal as it travels along the feedthrough. Microstrip-stripline-microstrip feedthroughs behave like low-pass filters. The cutoff frequency is determined by the physical, geometrical, and material properties of the structure (2,4). Coaxial feedthroughs can also be used for RF packages (2).

RF Multichip Module (MCM) Packages

Types of MCMs for RF Circuits. Multichip modules are substrates of dielectric and conducting layers, on which integrated circuits (''chips'') and passive components (if any) are mounted directly on (or inside) the substrates, without separate packaging of each of the active components. That is, the chips are mounted ''bare'' onto the MCMs, which then provide the required power and ground, as well as all the signal interconnects and the electrical interface to the external environment. There are three kinds of MCMs: (1) laminate MCMs (MCM-Ls) are manufactured through the lamination of sheet layers of organic dielectrics. These MCMs exhibit very low line losses up to relatively high frequencies because the lines are thick and wide; however, the vias are typical quite tall and also much wider than the lines, thus causing substantial impedance discontinuities and signal reflections for frequency components above 500 MHz; (2) ceramic MCMs (MCM-Cs) are manufactured by stacking unfired layers of ceramic dielectric, onto which liquid metal lines are silk-screened using a metal ink process. The individual inked layers are then aligned, pressed together, and "cofired" at 800°C to 900°C, or 1500°C to 1600°C into a solid planar structure. Vias in these MCMs are also tall and wide, resulting in substantial impedance discontinuities and signal reflection for frequencies above 500 MHz; (3) deposited MCMs (MCM-D) are manufactured through the deposition of organic or inorganic dielectrics onto a silicon or alumina support substrate. After each dielectric Figure 16. (a) Typical microstrip-stripline-microstrip feedthroughs.
There are two different transitions to connect different line widths.
The tapered transition has lower losses than those with the sharp
transition. A typ transition. A typical configuration for the transition consists of the are then mounted on the upper surface using whe bonding metal housing and the cofired feedthrough. (b) Cross-section of a TAB or flip-chip bonding tec House 1989, reprinted with permission.) small cross-section results in higher resistive line losses. However, the via heights are quite small, and the via crosssections are comparable to the linewidths, resulting in low **Feedthroughs/Ports in Housing.** A design requirement of levels of impedance discontinuity and signal reflections com-

lists suggested number of layers for different design restrictions (7). A large number of layers is not desirable due to manufacturing difficulty; four layers are typically used. Vias, interconnects between layers, are lossy (particularly at high frequency) and difficult to model accurately.

Power/Ground Noise. Power/ground noise becomes impor-Different microstrip-stripline-microstrip feedthroughs are tant when circuits are more complex and there are more cir-

560 PACKAGING RF DEVICES AND MODULES

Table 6. Number of Layers Versus Design Restrictions (7)

(From Ref. 7, $©$ IEEE 1997, reprinted with permission.)

noise is not a set of random fluctuations caused directly by **Thermal Management** the state switching of the digital chips; but a complex reso-
nance behavior of an essentially high Q circuit with a very
large number of resonant modes, which are pumped by har-
monic components in the state switching cur

Many proposed next-generation analog or mixed-signal
systems have been demonstrated to be exceptionally sensitive
to noise in their power and ground planes (38). These reso-
hangle GaAs FET (field effect transistor) is cap nances must be characterized for a complete understanding delivering a CW (continuous wave) power output of 15 W
of this phenomenon. Further, suppression of the resonant at 10 GHz. When a few of these FETs are used along of this phenomenon. Further, suppression of the resonant at 10 GHz. When a few of these FETs are used along nodes at least within the signal passband of interest is required with other parts, this problem is compounded. Fo modes, at least within the signal passband of interest, is re-

equencies in the mm-wave spectrum, the combination

frequencies in the mm-wave spectrum, the combination

terference (EMI) issues have been studied for some time. cessor's heat flux level.
However, only very simple models to characterize EMC/EMI charmel solutions have However, only very simple models to characterize EMC/EMI
have been proposed (40,41). The conduction and radiation
emission and susceptibility models are still at the component
methods are proposed (40,41). The conduction % emission and susceptibility models are still at the component
level, and need to be improved to reach the complexity level
of real-world problems. The amount of EMI generated by a
digital processor is directly related t

There are two issues related to RF package reliability. One is thermal management to control the temperatures of RF de- ductivity can be as low as 31 W/mK (43). With low-convices. The other is mechanical integrity to ensure reliable con- ductivity GaAs, the power dissipated from the FET nections among different interfaces and low stresses in RF cannot be spread effectively. As a result, the heat flux to devices. Most thermal and mechanical considerations are the be removed is close to FET level rather than "chip" level, same as those for microelectronic packaging. However, there as usually assumed for silicon-based microelectronic are unique requirements for RF packaging. These require- chips with the thermal conductivity around 150 W/mK

- quired (38,39). Trequencies in the mm-wave spectrum, the combination quired (38,39). **EMC/EMI Considerations for RF Packages** agement a top packaging problem to solve. Heat flux

Electromagnetic compatibility (EMC) and electromagnetic in-

order of magnitude higher than a high-power microproorder of magnitude higher than a high-power micropro-
	-
	-
- GaAs, the major RF device material, is a poor thermal **RELIABILITY** conductor. Its thermal conductivity of 50 W/mK (at room temperature) is low and can be even lower at high temperatures. For example, at 150°C, GaAs's thermal conments are described in the following sections. at room temperature. In fact, wire bonded GaAs chips

should be thinned, in order to use conductive material to spread the heat from FET directly to the package.

Heat conduction, convection, and radiation are three typical heat transfer mechanisms. For RF packages, heat conduction and convection are usually considered. To analyze the detail temperature distributions in a package, numerical computation is necessary. However, simple analytical solutions can Heat conduction, convection, and radiation are three typical

heat transfer mechanisms. For RF packages, heat conduction

and convection are usually considered. To analyze the detail

temperature distributions in a package For one-dimensional (1-D) heat conduction through a com-

For one-dimensional (1-D) heat conduction through a com-

For one-dimensional (1-D) heat conduction through a com-

For one-dimensional (1-D) heat conduction throug problem to be solved. A few useful formulas are to be de-

$$
R=\frac{L}{kA}
$$

$$
R=\frac{1}{hA}
$$

$$
R = \frac{1}{2\sqrt{\pi}rk}
$$

Plastic Packaging with Die Attachment. As stated by Pavio et al. (45), a plastic package enables source-to-ground assembly with semiconductor die. Thus, this arrangement supports the direct attachment of a transistor to the package heat sink (or actually a heat spreader). For the lower power devices (1 W to 2 W), the use of circuit board without additional heat spreading may be adequate. With increasing power levels, other options must be investigated. Figure 17 shows a die Solder has to be used for thermally conductive die attach-
ment, and the copper should be used for efficient heat
spreading.
tance. The AIN heat spreader has higher thermal conductivity and
conductivity and alumina substra

have a higher thermal conductivity compared with plastics the heat source and heat sink.

scribed below.
Figure 17. A typical packaging method for GaAs power amplifier
For one-dimensional (1-D) heat conduction through a com-
chine using die bond to a heat sink and gold-gold wire bond. The heat ponent, for example, a plate, the thermal resistance is sink connected to the copper (Cu) pedestal is used to extract heat divergently through the back of the power amplifier. (From Ref. 42, \circ IEEE 1989, reprinted with permission.)

where L is the length of the component, A is the cross-sectional area of the component, and k is the heat conductivity the heat flux is very high, a more conductive heat spreader of the component.

Similarly, for 1-

Flip-Chip Package. Flip-chip assembly is well known for its difficulty in removing heat from the chip. In fact, if the RF where A is the surface area subject to heat convection, and
h is convection heat transfer coefficient. Typically, h can be mally better than the wire bonded assembly. As shown by
assumed to be around 5 $W/(m^2K)$ for natur assumed to be around 5 W/(ii K) for natural air cooling and active area of interdigitated source-gate-drain structures (Fig. 20 W/(m²K) for forced air cooling in a desktop personal com-
19), at which steady-state heat-d 20 $W/(m^2K)$ for forced air cooling in a desktop personal com-
puter (PC) environment.
19), at which steady-state heat-dissipation densities of up to
when different 1-D components are thermally connected,
a resistor netwo be thinned considerably (e.g., 50 μ m) by back-grinding and $R = \frac{1}{2\sqrt{\pi}rk}$ chemical etching. Due to the brittleness of GaAs, this additional operation may involve yield loss after wafer fabrication.

where k is the thermal conductivity of the thermal spreader,
and r is the radius of the circular heat source. Examples of
how to use these formulas to estimate thermal performance
will be presented in the section enti

larger area than those of GaAs chip. Its insertion between the **Ceramic Packaging with Die Attachment.** Ceramics usually thinned GaAs and alumina reduces the thermal resistance between

Figure 19. A gold-plated thermal bump on source fingers of a power
amplifier. The thermal bump with high thermal conductivity is located to a heat sink.
Cated close to the heat source and is directly connected to a heat si

bump may be not sufficient to remove the heat, a thermal

tegrity issues of RF packaging have the following unique features:

- The length scale of thermal mismatch is smaller. Typical
- sizes of RF chips and packages are smaller than those of
microelectronic chips and packages. Therefore, thermal
induced treeses are smaller than those of
induced transic could be small. Then the sasembly, α_1 is the CT
- by the selection of materials and structures for low-loss lustrated in the section entitled Case Study. RF performance, efficient thermal management, and

• GaAs is the main RF device with poor mechanical properties: it is brittle and susceptible to cracking. With its poor thermal conductivity, a large temperature gradient in the device can result from high power dissipation and damage the device.

RF packages have different mechanical characteristics, as mentioned above. However, the trade-off design techniques are the same as those for microelectronic packaging. Delamination and fatigue are main concerns. These problems are well covered elsewhere, so only solder joint fatigue will be described briefly. Most discussions will focus on die cracking problem closely related to GaAs devices. The die cracking can occur at a die edge, at a via, and at a notch or a flaw due to stress concentration.

Solder Joint Fatigue. For a typical flip-chip assembly, the fatigue life of the solder joints is a major reliability concern. To estimate the solder fatigue life, numerical computation using finite element methods (FEM) is necessary. However, some simple formulas can be used to illustrate the fatigue

$$
N_f = \frac{1}{2}\left(\frac{\Delta \gamma}{2\epsilon_{f'}}\right)^{-1/C}
$$

bump has to be introduced to help remove the heat (Fig. 19).
With a high thermal conductivity thermal bump (usually where N_f is the fatigue life of the solder joint in terms of num-
made by gold or silver), the thermal Sn/Pb eutectic solder), and *C* is fatigue ductility exponent **Mechanical Integrity** exponent (which is 0.442 for the eutectic solder). The shear strain range Compared with microelectronic packaging, the mechanical in-
team is mismatch of thermal expansions of the chip and
team is curity issues of RF packaging have the following unique fea-
the substrate can be estimated by

$$
\Delta \gamma = \frac{L(\alpha_1 - \alpha_2) \Delta T}{h_C}
$$

• Mechanical solutions have to meet constraints demanded der joint height. More details of the solder fatigue will be il-

cost. For example, underfill epoxy can enhance the fa- **Cracking at a Die Edge.** Solder is commonly used in RF die tigue life of flip-chip assembly using Duroid as the sub- attachment because of its high thermal conductivity. Since strate (17). However, the epoxy could degrade the RF the CTEs of die, solder, and substrate/heat sink are different, performance with additional losses. If these losses are during thermal cycling, there is a large stress at the edge of not acceptable, an alumina substrate needs to be used the die. This stress, together with the imperfection of the die for reliable assembly without the underfill epoxy. edge (caused by cutting), may result in a chip crack. Typically, there are vertical and horizontal cracks at the die edge. Vertical die cracks propagate under tensile stress and horizontal die cracks propagate under shear stresses at the edge. Horizontal edge cracks, developed from die-cutting damage, may propagate from the corner of the die to active chip elements and induce device failure. Or, it may propagate horizontally, causing the die to lift. Although die fracture is mainly governed by the size, shape, and defect locations in the die, voids in the attachment material or in the die-attach interface may also result in die fracture hyperturbing the **Figure 20.** Plate of length 2*h*, width 2*b*, containing a central crack
thermal and stress transfer mechanisms (46) Lee and Matija. of length 2*a*. Tensile stres thermal and stress transfer mechanisms (46). Lee and Matija-
source of length 2*a*. Tensile stress of acts in longitudinal direction and results
 $\sin(47)$ developed a technique to produce yoid free bonding in a stress inte sevic (47) developed a technique to produce void-free bonding
between GaAs dice and alumina substrate using Au-Sn eutec-
tic solder alloy, which reduced the possibility of chip crack
to high stresses, the crack would prop greatly.

capillary action causes the vias to fill with molten solder dur-
ing reflow. Due to the thermal expansion mismatch between
the Si/GaAs chip and solder, the chip may crack around vias
during thermal cycling. The propagatio

or notches. **Cracking at a Notch or a Flaw on the Chip.** Another cause for die cracking is the notches or the flaws on a chip. The fracture strength of brittle materials is dependent on several **CASE STUDY** factors, the most important of which is the effect of stress concentration on notches and flaws. It is known from fracture This study illustrates a typical design procedure with a few
mechanics that actual strengths for brittle materials will key considerations for a RF package. The mechanics that actual strengths for brittle materials will key considerations for a RF package. The calculations are car-
range 1/10 to 1/1000 of that predicted theoretically, because ried out using simple analytical solut range 1/10 to 1/1000 of that predicted theoretically, because ried out using simple analytical solutions to get qualitative flaws act as stress concentrators. Fractures occur because a quidelines. Numerical computations ma crack (flaw) propagates due to the decrease in stored elastic quantitative designs. energy associated with crack extension, exceeding the increase in surface energy associated with the formation of new
surface. The flaws on the chip are caused by wafer slicing and
thinning which can reduce the mechanical strength of the Si/ Figure 21 shows a flip-chip assembly thinning, which can reduce the mechanical strength of the Si/ Figure 21 shows a flip-chip assembly with a GaAs chip sol-
GaAs chip Hawkins et al. (49) and Vidano et al. (50) studied dered onto an alumina substrate. A metal GaAs chip. Hawkins et al. (49) and Vidano et al. (50) studied the fracture strength of Si and GaAs chip, respectively. They assembly. CPW or microstrip lines can be used as the trans-
showed that mechanical thinning followed by chemical thin-
mission lines on the substrate. Feedthrou showed that mechanical thinning followed by chemical thin- mission lines on the substrate. Feedthrough is the transition ning (etching) can improve chip strength, because the size from the substrate to the next level inter ning (etching) can improve chip strength, because the size and population of flaws were reduced by the chemical microstrip-stripline-microstrip or CPW-stripline-CPW. For thinning. CPW, there are three solder joints on each end of chip-to-sub-

the design. For example, a sharp angle exists between any would be a single solder joint at each end [see Fig. 11(b)]. All two bonded plates with different sizes. The sharp angle would the critical dimensions and material properties taken from cause stress concentration that could result in crack initiation Table 3 are listed below. in a brittle plate.

housing dimensions in the *x*, and *z* dimensions is the *z* and *z* directions integrity. Un-
fortunately there is lack of knowledge of how to control this tively. fortunately, there is lack of knowledge of how to control this problem using a quantitative analysis. To characterize cracks initiated from flaws, the stress-intensity approach can be (coefficient of thermal mismatch) $\alpha_{\text{chip}} = 6.1 \times 10^{-6}$ mm/

Cracking at a Via. For the die attachment using solder, the used. For the flaw shown in Fig. 20 the stress intensity factor pillarly action causes the vias to fill with molten solder dur. is $K_0 = \sigma \sqrt{\pi a}$ (51).

pradually damage the electrical performance of the device. croelectromechanical systems (MEMSs) (52). Such an ap-
Pavio (48) studied via cracking in a GaAs chip. The factors proach may be useful to understand cracks induce affecting the cracking are via size and shape. The problem concentration around a notch. In their study, they combined
can be eliminated by controlling the amount of solder which modeling, analysis, and experimental resul oped for each alloy to minimize the amount of solder filling tor K to study crack initiation. Cracks initiate for a given
the via, while maintaining sufficient coverage of solder die notch configuration when the stress

guidelines. Numerical computations may be needed for any

Notches are different from flaws. Notches are features of strate connection [see Fig. 11(a)]. For a microstrip line, there

- Cavity enclosing the flip-chip package: the size is $a \times$ **Crack Prediction.** Cracking is a major concern when it $b \times d = 14.4 \times 6$ mm \times 24 mm, where *a*, *b*, and *d* are not a RF package's mechanical integrity In-
housing dimensions in the *x*, *y*, and *z* direction, respec
	- GaAs chip: thermal conductivity $k_{\text{chip}} = 48 \text{ W/m}^{\circ}\text{C}$, CTE

is flip-chip bounded on an alumina substrate with 6 solder joints for
the case with a CPW and 2 solder joints for the case with a microstrip
the case with a microstrip quency should be modified to be 11.5 GHz, which is ca ried out in the case study to design the package.

 $\text{mm}^{\circ}\text{C}, \text{ and size } L_{\text{chip}} \times W_{\text{chip}} \times t_{\text{chip}} = 4.7 \, \text{mm} \times 1.13$ $mm \times 0.625 mm$.

- Ceramic substrate: $k_{\text{substrate}} = 20 \text{ W/m}^{\circ}\text{C}, \ \alpha_{\text{substrate}} = 6.9$ mm \times 0.625 mm, dielectric constant ϵ , = 9.8. The height of the cavity in *y* direction (see Fig. 21).

The dielectric substrate reduces the resonance frequency
-
-

A complete analysis would be very complicated since many packaging effects are coupled. RF, thermal, and mechanical
designs are to be studied only to address the following ques-
tions: What are the RF losses of the interconnects for op-
erating frequencies below 10 GHz? What is design for smooth transition? What would be the junction
tendentrough structure design (53). A common feedthrough for
temperature for the GaAs chip dissipating 0.8 W with the
substrate cooled by air with the convection he

Losses in Interconnect. From Fig. 9, the losses can be estimated for a CPW and its associated flip-chip solder joints.
Using the same figure, the return loss is found to be less than 30 dB up to 8 GHz and the insertion loss could be found to be less than 1 dB. Such a loss is negligible if the GaAs chip has an amplifier with 10 dB gain.

Resonance Frequency of the Housing. The resonance frequency of the package housing can be calculated approximately by considering it as a rectangular waveguide cavity without a dielectric substrate. If dimensions shown in Fig. 22 are $b < a < d$, the dominant resonant mode (with lowest resonance frequency) is TE_{101} . Its corresponding resonance frequency can be calculated using the following formula taken from (23). For the dimensions: $a = 14.4$ mm, $b = 6.0$ mm, $d = 24$ mm, the resonance frequency for the lowest TE_{101} mode is about 12.1 GHz, which is calculated as below:

$$
f_{\text{mnl}} = \frac{c}{2\pi} \sqrt{\left(\frac{m\pi}{a}\right)^2 + \left(\frac{n\pi}{b}\right)^2 + \left(\frac{l\pi}{d}\right)^2}
$$

\n
$$
f_{101} = \frac{3 \times 10^8}{2 \times 3.1416} \sqrt{\left(\frac{3.1416}{14.4 \times 10^{-3}}\right)^2 + \left(\frac{3.1416}{24.0 \times 10^{-3}}\right)^2}
$$

\n= 12.1(GHz)

where c is the speed of light, m, n, l are mode integers $(1, 0, 1)$ 1 for f_{101}).

However, with a dielectric substrate material located at the bottom of the housing, the resonance frequency should be **Figure 21.** RF single chip package used in the case study. GaAs chip modified. In this case, dielectric material is alumina with is flip-chip bounded on an alumina substrate with 6 solder joints for $\epsilon = 9.8$ and thickne

$$
f_r = f_c \left[1 - \frac{t_{\text{substrate}}}{b} \left(\frac{\epsilon_r - 1}{\epsilon_r} \right) \right]^{1/2}
$$

$$
f_r = f_{101} \left[1 - \frac{0.625}{6} \left(\frac{9.8 - 1}{9.8} \right) \right]^{1/2} = 11.5 \text{(GHz)}
$$

 $\text{mm/mm}^{\circ}\text{C}, L_{\text{substrate}} \times W_{\text{substrate}} \times t_{\text{substrate}} = 14.4 \text{ mm} \times 24$ where f_{101} is the frequency without the dielectric effect; *b* is

• Flip-chip solder joint: $k_{\text{joint}} = 53 \text{ W/m}^{\circ}\text{C}$, height $H_{\text{joint}} = 75$ from 12.1 GHz to 11.5 GHz. In addition, the GaAs chip might μ m, diameter of the circular pad $d_{\text{pad}} = 150 \mu \text{m}$ (radius equal on the freque • Flip-chip solder joint: $k_{\text{joint}} = 53 \text{ W/m}^{\circ}\text{C}$, height $H_{\text{joint}} = 75$
 μ m, diameter of the circular pad $d_{\text{pad}} = 150 \mu$ m (radius from 12.1 GHz to 11.5 GHz. In addition, the GaAs chip might
 $r = d_{\text{pad}}/2 = 75 \mu$ m) Figures $p_x = 4$ min and $p_z = 0.46$ min.

Air: $k_{air} = 0.03$ W/m^oC.

Air: $k_{air} = 0.03$ W/m^oC.

Air: $k_{air} = 0.03$ W/m^oC. tion would have been conducted.

ficient $h_{\text{conv}} = 20 \text{ W/m}^2$ °C and $T_{\text{air}} = 25$ °C? What would be the microstrip line on the alumina substrate with thickness fatigue life of the solder joints under thermal cycling from $t_{\text{substrate}} = 0.625 \text{ mm}$ and ϵ_r -25 to 125°C?
can be calculated using a formula for $W/d < 2$ (23):

RF Design *^W* ⁼ *^t*substrate 8*e^A*

$$
A = \frac{Z_o}{60} \sqrt{\frac{\epsilon_r + 1}{2}} + \frac{\epsilon_r - 1}{\epsilon_r + 1} \left(0.23 + \frac{0.11}{\epsilon_r} \right)
$$

Figure 22. Premolded plastic package to increase applicable frequency. This package is different from typical injectionmolded plastic packages with bond wires in air to control inductance variations. Bond wires are moved during the injection molding process; such movements are eliminated by the use of the premolded packages.

$$
A = \frac{50}{60} \sqrt{\frac{9.8 + 1}{2}} + \frac{9.8 - 1}{9.8 + 1} \left(0.23 + \frac{0.11}{9.8} \right) = 2.13
$$

W = 0.625 × $\frac{8 \times e^{2.13}}{e^{2 \times 2.13} - 2}$ = 0.61 (mm)

To design a 50 Ω stripline on the alumina substrate with the spacing between two ground planes $t_{\text{strip}} = 2t_{\text{substrate}} = 1.25$ mm and $\epsilon_r = 9.8$, the width of the strip (*W*) can be calculated as follows (23):
For $\epsilon Z_o > 120$

$$
x = \frac{30\pi}{\sqrt{\epsilon_r} Z_o} - 0.441 = 0.16
$$

W = t_{strip} × (0.25 – $\sqrt{0.6 - x}$) = 0.23 (mm)

There is a clear mismatch between the width of the microstrip line (0.61 mm) and that of the stripline (0.23 mm). Typically, a taper section is used to connect these two transmission lines to decrease the return loss. The insertion loss of a typical
feedthrough (a single microstrip-stripline-microstrip transi-
tion) can be less than 0.1 dB up to 20 GHz (4) .
Spreader) is

These three RF design considerations on interconnect losses, resonance frequency, and feedthrough are very critical to RF packaging. In addition, there are many other concerns that were discussed above. More general design methods are available in the literature (2,54–56).

Thermal Design

There are two approaches for thermal design. The simplest approach assumes no temperature gradients inside the GaAs chip. The substrate is cooled by air through convection heat transfer at the bottom surface; therefore, the main thermal path is from the chip to the bottom of the substrate through the solder joints. Its thermal resistance can be estimated using formulas described in the section on reliability/thermal management.

Hence, for this case: The thermal resistance of each solder joint is

$$
R_{\text{joint}} = \frac{H_{\text{joint}}}{\pi r^2 k_{\text{joint}}}
$$

For six joints, the thermal resistance is

$$
R_{\text{joints}} = \frac{1}{6} R_{\text{joint}} = \frac{H_{\text{joint}}}{6\pi r^2 k_{\text{joint}}} = \frac{75 \times 10^{-6}}{6\pi (75 \times 10^{-6})^2 \times 53}
$$

$$
= 13\left(\frac{°C}{W}\right)
$$

The thermal resistance of the air between the chip and the substrate is

$$
R_{\text{air}} = \frac{H_{\text{joint}}}{(L_{\text{chip}}W_{\text{chip}} - 6\pi r^2)k_{\text{air}}}
$$

=
$$
\frac{75 \times 10^{-6}}{(4.7 \times 10^{-3} \times 1.13 \times 10^{-3} - 6\pi (75 \times 10^{-6})^2) \times 0.03}
$$

=
$$
480(\degree \text{C/W})
$$

$$
R_{\text{substrate}} = R_{\text{construction}} + R_{\text{conduction}} + R_{\text{convection}}
$$
\n
$$
= \frac{1}{6} \frac{1}{2\sqrt{\pi}rk_{\text{substrate}}} + \frac{t_{\text{substrate}}}{L_{\text{substrate}}W_{\text{substrate}}}k_{\text{substrate}}
$$
\n
$$
+ \frac{1}{h_{\text{conv}}L_{\text{substrate}}}W_{\text{substrate}}
$$
\n
$$
= \frac{1}{12\sqrt{\pi} \times 75 \times 10^{-6} \times 20}
$$
\n
$$
+ \frac{0.625 \times 10^{-3}}{14.4 \times 10^{-3} \times 24 \times 10^{-3} \times 20}
$$
\n
$$
+ \frac{1}{20 \times 14.4 \times 10^{-3} \times 24 \times 10^{-3}}
$$
\n
$$
= 31 + 0.09 + 145
$$
\n
$$
\approx 176(^{\circ}\text{C/W})
$$

$$
R_{\text{total}} = \frac{1}{\frac{1}{R_{\text{joints}}} + \frac{1}{R_{\text{air}}}} + R_{\text{substrate}}
$$

=
$$
\frac{1}{\frac{1}{13} + \frac{1}{480}}
$$

= 12.7 + 176

$$
\approx 189\text{°C/W}
$$

With GaAs chip power dissipation at $Q = 0.8$ W,

$$
T = QR_{\text{total}} + T_{\text{air}}
$$

= 0.8 × 189 + 25
= 176(^{\circ}\text{C})

The chip temperature is estimated to be 176° C with the air temperature at 25° C. This temperature is too high to be junction temperature. acceptable. To reduce the temperature, it is important to un- This simple calculation illustrates a key challenge to therresistance across the air gap $(480^{\circ}$ C/W) is very large compared with the resistance through the solder joint $(13^{\circ}$ C/W). For a GaAs chip without temperature gradients, that is, no The calculation also shows how difficult it is to estimate heat conduction across the chip, the conduction through the an accurate junction temperature using one-dimensional forair gap could be overlooked. On the other hand, the convec- mulas for a three-dimensional configuration. Sometimes, contion heat transfer results in a 145° C/W thermal resistance; it plays the dominant role for thermal design. The 20 $\rm W/(m^{20})$ is a typical convection heat transfer coefficient for an air cool- ferred if accuracy is crucial. ing system in a desktop personal computer (PC) environment. This value can be changed by using a heat sink, a different **Reliability Design** fan, or even different cooling medium such as liquid. If a small heat sink is added to double the surface area, it would The formulas reduce the chip temperature from 176° C to only 118° C, which may be acceptable for some applications. If this temperature is not acceptable or $T_{\text{air}} = 25^{\circ}\text{C}$ is not a good assumption because of higher inlet air temperature, additional thermal enhancement is needed. The enhancement can be accomplished by using a high thermal conductivity substrate to reduce the and spreading resistance from 31°C/W to a lower value. Or, the convection can be further increased with more powerful air cooling or even liquid cooling.

The assumption of the chip without temperature gradients is reasonable for silicon chips; however, it may be unrealistic

$$
R_{\text{chip}} = \frac{1}{4} \frac{p_x/2}{t_{\text{chip}}(W_{\text{chip}}/2)k_{\text{chip}}}
$$

=
$$
\frac{4 \times 10^{-3}/2}{4 \times 0.625 \times 10^{-3} \times (1.13/2) \times 10^{-3} \times 48}
$$

=
$$
30(^{\circ}C/W)
$$

$$
\Delta \gamma = \frac{\sqrt{\left(\frac{p_x}{2}\right)^2 + \left(\frac{p_y}{2}\right)^2} (\alpha_{\text{substrate}} - \alpha_{\text{chip}})}{H}
$$

where $P_{x}/2$ and $W_{chip}/2$ are for a quarter of the chip. The thickness t_{chip} of the GaAs is used to calculate the area for heat conduction. The $\frac{1}{4}$ is to convert the thermal resistance across

So the total thermal resistance is a quarter of the chip into that across the entire chip. This additional thermal resistance is very large; it is the same as the spreading resistance in the substrate.

The corresponding total thermal resistance becomes

$$
R_{\text{total}} = 189 + 30
$$

= 219(^{\circ}C/W)

The highest temperature in the chip becomes

$$
T = QR_{\text{total}} + T_{\text{air}}
$$

= 0.8 × 219 + 25
= 200(^{\circ}\text{C})

The junction temperature increases 24°C if poor GaAs conduction is considered. Of course, the above mentioned different enhancement schemes have to be adopted to reduce the junction temperature.

derstand the roles of major thermal elements. The thermal mal design in RF packaging. GaAs is a poor thermal conductor, and concentrated heat sources in GaAs could cause a major thermal problem if they are located far from solder joints.

> tributions of important thermal elements might be neglected by wrong assumptions. Numerical simulation is always pre-

$$
N_f = \frac{1}{2}\left(\frac{\Delta \gamma}{2\epsilon_{f'}}\right)^{\!1/C}
$$

 $\Delta \gamma = \frac{L(\alpha_1 - \alpha_2) \Delta T}{h_C}$

for a GaAs chip with a poor thermal conductivity. Let us cal-
culate additional thermal resistance across the chip to under-
stand this consideration. Assume the heat source is a line
source dissipating at the center of t mensions and properties given and the temperature changing

$$
\Delta \gamma = \frac{\sqrt{\left(\frac{p_x}{2}\right)^2 + \left(\frac{p_y}{2}\right)^2} (\alpha_{\text{substrate}} - \alpha_{\text{chip}}) \Delta T}{H_{\text{joint}}}
$$

=
$$
\frac{\sqrt{2^2 + 0.23^2} \times 10^{-3} \times (6.9 - 6.1) \times 10^{-6} \times [125 - (-25)]}{75 \times 10^{-6}}
$$

= 0.0032

The corresponding fatigue life the solder joint is is the integration of the design of RF circuits with the design

$$
N_f = \frac{1}{2} \left(\frac{\Delta \gamma}{2 \epsilon_{f'}} \right)^{1/C} = 0.5 \left(\frac{0.0032}{2 \times 0.325} \right)^{1/0.442} = 8.3 \times 10^4 \text{ (cycles)}
$$

high due to the very small mismatch between the chip and used might not be valid for the case studied. The formula is the substrate. With a very small global mismatch of 6.9 $6.1 = 0.8 \times 10^{-6}$ mm/mm^oC in this assembly, the local misto estimate the fatigue life in a case strongly affected by a

life with this large global mismatch can be estimated as

$$
\Delta \gamma = \frac{\sqrt{\left(\frac{p_x}{2}\right)^2 + \left(\frac{p_y}{2}\right)^2} (\alpha_{\text{substrate}} - \alpha_{\text{chip}}) \Delta T}{H_{\text{joint}}}
$$

=
$$
\frac{\sqrt{2^2 + 0.23^2} \times 10^{-3} \times (14 - 6.1) \times 10^{-6} \times [125 - (-25)]}{75 \times 10^{-6}}
$$

= 0.032

$$
N_f = \frac{1}{2} \left(\frac{\Delta \gamma}{2 \epsilon_{f'}} \right)^{1/C} = 0.5 \left(\frac{0.032}{2 \times 0.325} \right)^{1/0.442} = 450 \, \text{(cycles)}
$$

ever, it is also clearly indicated that there are limitations of
the second approach for concurrent RF package and cir-
the formulas used. For a quantitative design, the designer
must have a good background to select the r

addressed fully and resolved in the near future. The first one on network analysis), the design of antennas also needs EM

of the package used for housing the circuit. Design tools for RF and microwave circuits have reached a level of professional maturity in the past few years. However, the CAD tools for millimeter-wave circuit design (58) have yet to arrive at a The fatigue life, that is, number of thermal cycles, is very similar level of maturity. Even for RF and microwave fre-
The due to the very small mismatch between the chin and quencies, at the current state-of-the-art, diff the substrate. However, it should be noted that the formula are used for simulation of circuits and for packages in which
used might not be valid for the case studied. The formula is these circuits are housed. Network anal derived for a flip-chip assembly dominated by a global mis-
match caused by a large CTE difference between the chin and
Super Compact (from Compact Software Division of Ansoft match caused by a large CTE difference between the chip and Super Compact (from Compact Software Division of Ansoft
the substrate With a very small global mismatch of $6.9 - \text{Corp}$) are used for circuit analysis. On the ot quency-domain and time-domain electromagnetic simulation (EM) techniques (like HFSS and Momentum from HP, Em match between the solder and the GaAs chip may become the (EM) techniques (like HFSS and Momentum from HP, Em
main failure cause Unfortunately there is no simple formula from Sonnet Software, Strata from Ansoft, and I3D fr main failure cause. Unfortunately, there is no simple formula from Sonnet Software, Strata from Ansoft, and I3D from
to estimate the fatigue life in a case strongly affected by a Zealand Software) are available for charact local mismatch. Numerical analysis is needed (57). tronic packages at RF, microwave, and millimeter-wave fre-
Although the 3.5×10^5 cycles predicted might not be accu-
quencies. None of these approaches is, by itself, Although the 3.5×10^5 cycles predicted might not be accu-
the set of these approaches is, by itself, applicable for the 105 cycles predicted to be very high due to the incorporating the effect of packages on performan rate, the fatigue life is expected to be very high due to the incorporating the effect of packages on performance of RF cir-
very small global mismatch. If the substrate is changed to a cuits, for designing of interconnect very small global mismatch. If the substrate is changed to a cuits, for designing of interconnects in the package assembly, polymor one for example. Duraid (CTF = 14 mm/mm°C), the or for design of passive embedded circuit polymer one, for example, Duroid (CTE = 14 mm/mm° C), the or for design of passive embedded circuit functions in packglobal mismatch is large and would reduce the fatigue life ages with multilayered dielectric substrates. Obviously, the substantially Under the same temperature range the fatigue network analysis approach, as such, cannot substantially. Under the same temperature range, the fatigue network analysis approach, as such, cannot be applied to the substantially. Under the same temperature range, the fatigue network analysis approach, as such, can follows: \overline{a} follows: \overline{a} approaches are not practical for analysis of complete RF cir-The shear strain is cuit-package combinations because of impractical excessive computer memory and time requirements.

Two different approaches could possibly be used (and are being developed) for concurrent or integrated design of RF circuits and packages. The first one is based on network modeling of package effects (56,59–61). In this approach, the significant effects of the package on circuit performance are modeled in terms of equivalent network representations. Rigorous electromagnetic analysis (or approximate field analysis based The corresponding fatigue life of the joint is evaluations) is used for these equivalent network model deri-
vations. These equivalent network models are then used in RF network simulators for design of RF circuits incorporating the effect of package on circuit performance. An alternative to the equivalent network model is the derivation of artificial The fatigue life is reduced substantially, and underfill epreural network (ANN) models for packages, trained by EM
oxy might be used to enhance its reliability. However, un-
derfill epoxy would affect RF performance due to

critical to the design of RF package. been directed toward analysis and design of integrated circuit–antenna modules. Design of integrated circuit–antenna **CAD ISSUES FOR RF PACKAGING** modules is computationally similar to integrated package-circuit design. Just as package design needs to be based on EM Two outstanding CAD issues in RF package design need to be field analysis (in contrast to the circuit design, which is based

568 PACKAGING RF DEVICES AND MODULES

for concurrent circuit-antenna design (65) are conceptually with thermal conductivities over 400 W/mK are desirable. applicable to integrated circuit-package design also.

for integration of thermal and mechanical design considerations with the electrical design of packages. Incorporation of thermal vias in RF circuit chips can affect the RF performance. Shape and dimensions of flip-chip bumps in RF circuit
affect both the mechanical reliability and RF performance
(because of the inductance introduced by flip-chip bumps). is conductor loss proportional to the lengt

New Packaging Approaches ADVANCED PACKAGING CONCEPTS

bly. In addition, more challenging packaging technologies are package is shown in Fig. 22. being driven by new applications using active antennas, antenna arrays, RF photonics, RF microelectromechanical sys-
tems (MEMS), superconductors, and ferroelectric materials, developed, and flip-chip packaging is beginning to be utilized tems (MEMS), superconductors, and ferroelectric materials.

where, although the total dissipation power requirement is Without a proper design, thermal resistance could be very
low, devices have a heat concentrated area requiring local bigh In addition devices have to be redesigned low, devices have a heat concentrated area requiring local high. In addition, devices have to be redesigned. See the sec-
heat to be removed from a device surface. Thus aluminum tion on Reliability/Flin-Chin Package or Ref nitride submounts with a surface-mount configuration might be suitable in this area. An AIN grade with lower conductivity **Package with Passive Components.** For some RF packaging,

agement is the predominant issue. The current heat-sinking tegration schemes being used, such as integration of impedmaterials have thermal conductivities between 150 W/mK ance matching and use of L, R and C filter functions within (for AIN, CuW, and CuMoCu) to 350 W/mK (for Cu). Several the package. The impedance-matching approach can reduce studies are being pursued to investigate the development of cost of the MMIC by fabricating matching circuits on the diamondlike materials. Pure diamond has a thermal conduc- package instead of the MMIC. In some cases, the integration tivity higher than 1000 W/mK. An alternative is to develop of passive components shown in Fig. 23 into the package

field analysis. Thus the computational techniques developed cost-effective solutions using composite materials. Composites

The second issue in the design of \overline{RF} packages is the need **Low-Loss Materials.** Transmission loss, α_{total} , in high-fre-
integration of thermal and mechanical design considera- quency regions such as C1, D1, C2,

$$
\alpha_{\text{total}} = \alpha_r + \alpha_c + \alpha_a
$$

Premolded Plastic Package. Currently, the plastic mold Trends in packaging may be described in categories based on package is used in low-power regions at lower frequency (A1 combinations of power and frequency. Table 7 describes eight and B1 regions). There are many attempts to increase the such regions from low RF/low power (A1) to millimeter-wave/ applicable frequency upward to the C1 region. Major issues high power (D2). These regions of applications will be used to in this area include wire bond inductance and control of the discuss different advanced packaging concepts. New materi- inductance. Thus the wire bonds must be in air, and this reals include high thermal conductivity and low-loss materials. quires that a premold type of plastic should be used in this New packaging approaches include premolded plastic pack- area, since it can create the necessary cavity structure in the age, packages with passive components, and flip-chip assem- package construction. An example of a premolded plastic

on the lower-power side. However, high-power applications demand new solutions. The flip-chip configuration has the dis- **New Materials** advantage of taking heat out of the back side since heat dissi-**High Thermal Conductivity Materials.** There are instances pation is very limited through the solder-ball-bonded face.
where, although the total dissipation power requirement is Without a proper design, thermal resistance tion on Reliability/Flip-Chip Package or Ref. 66 for details.

the future trend is in integration of passive devices into the In the areas of high-power device packaging, thermal man- package. In regions A1 and B1 there are many functional in-

Table 7. Application Regions for RF Packaging

Frequency Range	Low RF 100 MHz-800 MHz	High RF 800 MHz-2 GHz	Microwave $2\text{ GHz}-30\text{ GHz}$	Millimeter-Wave 30 GHz-100 GHz
Power low $(mW-10 W)$	A1	B1	C1	D1
Power high (>10 W)	A2	B ₂	C ₂	D2

Active Antenna. As shown in Fig. 1, transmission lines in-

modate this new challenging area. terconnecting different RF devices are the limiting factors for RF performance. The trend for C1–D2 applications is to re-
move these lines by integrating RF devices and antennas into used to fabricate low-loss switches, high-Q tunable capacitor, is the active antenna, requiring integrated considerations of

tenna array is necessary. Figure 25 shows a design similar to by a varactor array (67) . In addition to power combining, new desirable functionality. The RF module is very complex and

bination of optical and RF functions in devices and packages. RF characteristics of optoelectronic packages have already been identified as the major performance factors for gigahertz

Heat sink

Figure 24. A tapered slot active antenna tuned by a variable capacitor. The device, transmission lines and antenna are integrated into a **Figure 25.** Quasi-optical oscillator with frequency modulation. This single module for high efficiency. The MEMS-based tunable capacitor is an example single module for high efficiency. The MEMS-based tunable capacitor could replace the varactor reported in Ref. 10 in order to enhance the efficiency. The power transmission through grid resonance is an effecquality factor (Q). tive approach for power combining.

Figure 23. RF package with inductor and capacitor components integrated in a substrate. Such planar discrete components would reduce packaging costs. A large number of inductors and capacitors are commonly used as discrete components for RF modules. A high-density inplanar components could result in a sig nificant cost reduction.

could be easier and more cost-effective than integration into bandwidth. In addition, RF transceivers/optical transceivers the active device. can be integrated to form different module combinations for efficient transition between optical to wireless communica-**New Applications** tion. Novel packaging concepts are being developed to accom-

move these lines by integrating RF devices and antennas into used to fabricate low-loss switches, high-Q tunable capacitor, one active antenna. Figure 24 shows an active slot antenna, integrated high-Q inductors, and micro one active antenna. Figure 24 shows an active slot antenna integrated high-Q inductors, and microscale vibrating me-
modified from a design taken from Bef 10. The package itself chanical resonators (69–71). Through μ mmodified from a design taken from Ref. 10. The package itself chanical resonators (69–71). Through μ m- or nm-level me-
is the active antenna, requiring integrated considerations of chanical movements surrounded by air, antenna, electrical, thermal, and mechanical designs. material, high-Q components could be designed and fabricated for applications in regions from C1–D2. Figure 26 **Antenna Arrays.** For applications in D1 and D2, device effi-
ncy is very noor, so nower combining using a resonant an-
wave region. RF performance is very sensitive to μ m-level ciency is very poor, so power combining using a resonant an-
tenna array is necessary Figure 25 shows a design similar to movements. Such sensitivity used to be a major manufactura quasi-optical oscillator with frequency modulation obtained ing problem. Using an MEMS, however, the sensitivity could
by a varactor array (67). In addition to power combining, new be tuned for frequency-agile electronic functionality can be created by manipulating phases of waves going to have an impact on low-cost, high-Q, frequency or (68) . Thousands of antenna elements are needed to achieve phase adaptable filters, circulators, confo (68). Thousands of antenna elements are needed to achieve phase adaptable filters, circulators, conformal and phased demands advanced MCM technologies. \overline{a} aging involving MEMSs, there are new problems need to be overcome. For example, flip-chip assembly is the best ap-**RF Photonics.** Another emerging area of integration is com- proach to integrate MEMS with other RF devices and circuits;

 C_{on} / C_{off} > 100

Figure 26. RF on/off switches using MEMS. The capacitance ratio photonics, RF microelectromechanical systems, superconduction between the air dielectric layer and the silicon nitride layer could reach 100. The switching is tion to on/off switches, more complex MEMSs can be designed and fabricated for tunable capacitors, inductors and multiway switches. **BIBLIOGRAPHY** MEMS technologies can also be used to fabricate precise RF circuits and packages. The same switches of the state of the s

of RF circuits by silicon-based micromachining $(73,74)$. In this $735-\overline{780}$. application, bulk silicon can be used to fabricate wave- 3. D. Wein et al., Microwave and millimeter-wave packaging and guidelike circuit elements that simultaneously provide circuit interconnect methods for single and multiple chip modules, *IEEE* function and package enclosures for MMIC and discrete com- *GaAs IC Symp.,* 1993, pp. 333–336. ponents. Since silicon has good thermal conductivity, such 4. D. S. Wein, Advanced ceramic packaging for microwave and milli-
structures are suitable for power devices. In addition, since meter wave applications. IEEE Tran air-filled cavities may be used to implement high-Q circuit 940–948, 1995. elements, it is possible to fabricate many such circuits/pack- 5. S. Chai et al., Low-cost package technology for advanced MMIC ages out of an 8-inch (203 mm) wafer. This silicon-based applications, *IEEE MTT-S Int. Microw. Symp.,* 1990, pp. 625–628. micromachining technology is important to manufacture low- 6. S. Konsowski and A. Helland, *Electronic Packaging of High Speed* cost, precision circuits/packages for millimeter-wave applica- *Circuitry,* New York: McGraw-Hill, 1997, pp. 181–201. tions. 7. B. K. Gilbert and G. W. Pan, MCM packaging for present and

modules, superconductor and ferroelectric new materials can *ory Tech.*, 45: 1819–1835, 1997.
he used. The high-temperature superconductor makes it pos-
8. C. Drevon, Mixed L.F./R.F. MCM, IEEE Electron. Compon. Techbe used. The high-temperature superconductor makes it pos-
sible to build low-loss structure and the ferroelectric gives a *nol. Conf.*, San Jose, CA, 1997, pp. 497–501. *nol. Conf.*, San Jose, CA, 1997, pp. 497–501.
voltage variable dielectric (75). The mixture of Ba., Sr., TiO. 9. J. Hartung. Integrated passive components in MCM-Si technolvoltage variable dielectric (75). The mixture of $Ba_{0.98}Sr_{0.92}TiO_3$ 9. J. Hartung, Integrated passive components in MCM-Si technol-
(BST) has shown to have both the desired large dielectric con-
ogy and their applicatio (BST) has shown to have both the desired large dielectric con-
stant, for example, 17,000, and a large decrease in the dielec-
tric constant, for example, 17,000, and a large decrease in the dielec-
 $\frac{266-261}{26000}$, w

RF packaging is critical to the growth of applications of micro- 15. P. Cameron et al., A flip chip high efficiency X-band HPA, *IEEE* wave and mm-wave modules and systems. The number of *MTT-S Int. Microw. Symp. Dig.,* 1997, pp. 889–892.

I/Os of RF packaging is not high; major packaging challenges result from two unique features:

- 1. Wide spectrum of operation frequencies ranging from kHz to hundreds of GHz
- 2. Packaging being a part of circuitry with strong effects on RF performance

This article reviews different RF single-chip and multichip packages, with an emphasis on their requirements that differed from those for microelectronics. It also discusses basic issues related to RF performance and package reliability in thermal management and mechanical integrity. To meet development needs, advanced packaging concepts are being created using new approaches and new materials. In addition, more challenging packaging technologies are being driven by new applications using active antenna, antenna arrays, RF

- DARPA Web site (online). Available http://web-ext2.darpa.mil/ ETO/MEMS/M-MM/index.html
- however, the silicon substrate used to fabricate MEMS has to
be removed to achieve desirable RF performance (72).
Another interesting application of MEMS is the fabrication
Another interesting application of MEMS is the fa
	-
	- meter wave applications, *IEEE Trans. Antennas Propag.*, 43:
	-
	-
	- next generation high clock-rate digital and mixed-signal elec-**Superconductor and Ferroelectric Materials.** For very high-Q tronic system: Areas for development, *IEEE Trans. Microw. The-*

	ory *Tech.*, **45**: 1819–1835, 1997.
		-
		-
		-
		-
		-
		- *Multichip Modules,* Denver, CO, 1997, pp. 309–314.
- **SUMMARY** 14. H. Tomimuro et al., A new packaging technology for GaAs MMIC modules, *IEEE GaAs IC Symp.,* 1989, pp. 307–310.
	-
- 16. H. Kusamitsu et al., The flip-chip bump interconnect of millime- 39. G. Lei et al., Power distribution noise suppression using trans-*Density Packag.,* Denver, CO, 1998, pp. 47–52. *Perform. Electron. Packag.,* Napa, CA, 1996, pp. 28–30.
- 17. W. Zhang et al., Study of RF flip chip assembly with underfill 40. R. Sorrentino and S. Pileri, Method of analysis of planar net-Denver, CO, 1998, pp. 53–57. *Tech.,* **MTT-29**: 942–948, 1981.
-
-
- 20. R. Sturdivant, Reducing the effects of the mounting substrate on 86, 1995. the performance of GaAs MMIC flip chips, *IEEE Microw. Theory* 43. R. Sigliano and J. Danaher, Thermal performance heats up, *Adv. Tech. Symp. Dig.,* 1995, pp. 1591–1594. *Packag.,* pp. 54–62, May/June, 1997.
- MMIC flip chips with sealants for improved reliability without plifiers, *Microwaves & RF,* pp. 64–67, October, 1997. hermeticity, *IEEE MTT-S Int. Microw. Symp. Dig.*, 1996, pp. 45. J. Pavio et al., Plastic packages hold power RF MOSETs, *Micro-*
 Paye & RF pp. 200, 214 December 1996
- 22. H. H. M. Ghouz and E.-B. El-Sharawy, An accurate equivalent 46. P. Lall, M. G. Pecht, and E. B. Hakim, *Influence of Temperature Tech.*, **44**: 2543–2554, 1996. 101–153.
- 23. D. M. Pozar, *Microwave Engineering,* New York: Addison-Wesley, 47. C. C. Lee and G. S. Matijasevic, Highly reliable die attachment
- man & Hall, 1994. 48. J. S. Pavio, Successful alloy attachment of GaAs MMIC's, *IEEE*
- 25. R. E. Collin, *Foundations for Microwave Engineering,* 2nd ed., *Trans. Electron Devices,* **34**: 2616–2620, 1987. New York: McGraw-Hill, 1992, pp. 175–176. 49. G. Hawkins et al., Measurement of silicon strength as affected
- cations: Effect of upper shielding, conductor backing, finite-extent Cat. No.87CH2388-7, pp. 216–23. ground planes, and line to line coupling, *IEEE Trans. Microw.* 50. R. P. Vidano et al., Mechanical stress reliability factors for pack-
Theory Tech.. **35**: 260–267. 1987. express the same of the same of the MMIC and LSIC
- 27. I. D. Robertson, *MMIC Design,* London: IEE, 1995, p. 437. *Hybrids Manuf. Technol.,* **12**: 612–617, 1987.
- 28. C. Tzuang and T. Itoh, High speed pulse transmission along a 51. C. R. Mischke and J. E. Shigley, *Mechanical Engineering Design,* slow wave CPW for monolithic microwave integrated circuits, 5th ed., New York: McGraw-Hill, 1989, Chap. 5. *IEEE Trans. Microw. Theory Tech.*, **35**: 697–704, 1987. 52. M. L. Dunn, W. Suwito, and S. Cunningham, Fracture initiation
- stripline discontinuities, *IEEE Trans. Microw. Theory Tech.,* **44**: *J. Solids Struct.,* **34**: 3873–3883, 1997. 711–716, 1996. 53. S. Yanaguchi et al., New module structure using flip-chip tech-
- *ASME Advances in Electr. Packag.,* Vol. 19-1, 1997, pp. 489–495. *Int. Microw. Symp. Dig.,* 1996, pp. 243–246.
- 31. C. Cho and K. C. Gupta, Design methodology for multilayer cou- 54. H. Wada and C. Makihara, High frequency package design tech-
-
- 33. J. Gilb and C. Balanis, Pulse distortion on multilayer coupled 1993, pp. 464–470. microstrip lines, *IEEE Trans. Microw. Theory Tech.,* **37**: 1620– 56. A. Stabban and K. C. Gupta, Effect of package on parasitic cou-
- VLSI interconnects, *IEEE Trans. Microw. Theory Tech.*, **38**: 396– 404, 1990. 57. Z. Feng et al., RF and mechanical characterization of flip-chip
- module package resonance using commercial finite electromagnetic software, *IEEE MTT-S Int. Microw. Symp. Dig.,* 1995, pp. 58. K. C. Gupta, Emerging trends in millimeter-wave CAD, *IEEE*
-
- 37. G. Lei et al., Wave model solution to the ground/power plane 60. K. C. Gupta, A network modeling approach for effects of metallic
- multichip module for all-digital radar receiver for AN/APS 145 radar on Navy E2-C Airborne Early Warning Aircraft, *IEEE* 61. H. Cebi and K. C. Gupta, Effect of package shape on spurious
- **PACKAGING RF DEVICES AND MODULES 571**
- ter-wave GaAs MMIC, *Proc. Int. Conf. Multichip Modules High* mission line termination techniques, *Proc. 5th Top. Meet. Electr.*
- epoxy, *Proc. Int. Conf. Multichip Modules High Density Packag.,* works including radiation loss, *IEEE Trans. Microw. Theory*
- 18. A. J. Rainal, Computing inductive noise of chip packages, *AT&T* 41. R. B. Schulz, V. C. Plantz, and D. R. Brush, Shielding theory and *Bell Lab. Tech. J.,* **163**: 177–195, 1984. practice, *IEEE Trans. Electromagn. Compat.,* **30**: 187–201, 1988.
- 19. T. Kerms, Millimeter-wave performance of chip interconnects us- 42. D. D. Gupta, A noval active area bumped flip chip technology for ing wire bonding and flip chip, *IEEE MTT-S Int. Microw. Symp.* convergent heat transfer from gallium arsenide power devices, *Dig.,* 1996, pp. 247–250. *IEEE Trans. Compon. Packag. Manuf. Technol. A,* **18** (1): 82–
	-
- 21. R. Sturdivant, C. Quan, and J. Wooldridge, Investigation of 44. T. Kole et al., Thermal modeling aids the design of packaged am-
	- 239–242. *waves & RF,* pp. 209–214, December, 1996.
	- on Microelectronics, Boca Raton, FL: CRC Press, 1997, pp.
- on polished GaAs surface using gold-tin eutectic alloy, *IEEE* 24. I. Kneppo et al., *Microwave Integrated Circuits,* London: Chap- *Trans. Compon. Hybrids Manuf. Technol.,* **12** (3): 406–409, 1989.
	-
- 26. G. Ghione and C. U. Naldi, Coplanar waveguide for MMIC appli- by wafer back processing, *25th Annu. Proc. Reliab. Phys.,* 1987,
	- *Theory Tech.,* **35**: 260–267, 1987. aging GaAs MMIC and LSIC components, *IEEE Trans. Compon.*
	-
- 29. R. N. Simons, N. I. Dib, and L. P. Katehi, Modeling of coplanar at sharp notches: Correlation using critical stress intensities, *Int.*
- 30. V. K. Tripathi, Measurement based modeling of RF packages, nology for high-speed optical communication ICs, *IEEE MTT-S*
	- pled line filters, *IEEE MTT-S Int. Microw. Symp. Dig.,* 1997, nology using S parameter synthesize method, *IEEE Wireless* pp. 785–788. *Communication Conf.,* 1997, pp. 151–155.
- 32. R. A. Matick, *Transmission Lines for Digital and Communication* 55. M. Nachnani et al., A low-cost multichip (MCM-L) packaging so-*Networks,* New York: McGraw-Hill, 1969, Chap. 8. lution, *IEEE/CHMT Int. Electr. Manufacturing Technol. Symp.,*
- 1628, 1989. pling among microstrip discontinuities in MMICs, *Int. J. Microw.* 34. L. Carin and K. Webb, Isolation effects in single and dual-plane *and Millimeter-wave Computer-Aided Engineering,* **1**: 403–411,
- 35. R. Clark, A. Agrawal, and S. Miiler, Simulation of multi-chip interconnects in CPW circuits with underfill, *IEEE MTT-S Int.*
	- 1211–1214. *Trans. Microwave Theory Tech.,* Vol. 46, June 1998, pp. 747–755.
- 36. F. Ishitsuka and N. Sato, Low cost, high-performance package for 59. J. J. Burke and R. W. Jackson, A simple circuit model for reso-
a multi-chip MMIC module, IEEE GaAs IC Symp., 1988, pp. nant mode coupling in package nant mode coupling in packaged MMICs, *IEEE MTT-S Interna-*221–224. *tional Microwave Symposium Digest,* Boston MA, June 1990.
- noise problem, *IEEE Trans. Instrum. Meas.,* **44**: 300–303, 1995. packages on microstrip circuit performances, *IEEE 3rd Topical* 38. R. L. Thompson et al., An 8-bit 2.5 gigasample A/D converter *Meeting on Electrical Performance of Electronic Packaging (EPEP)*
	- *Multi-Chip Module Conf.,* Santa Cruz, CA, 1997, pp. 22–26. coupling among microstrip discontinuities, *1996 IEEE MTT-S.*

572 PAGING COMMUNICATION FOR LOCATING MOBILE USERS

Int. Microwave Symp. Digest, San Francisco, June, pp. 1823– 1826.

- 62. V. A. Thomas et al., The use of SPICE lumped circuits as subgrid models for FDTD analysis, *IEEE Microw. Guided Wave Lett.,* **4** (5): 141–143, 1994.
- 63. K. Guillouard et al., A new global finite element analysis of microwave circuits including lumped elements, *IEEE Trans. Microwave Theory Tech.,* **44** (12): 2587–2594, 1996.
- 64. B. Bailargeat et al., Coupled localized and distributed elements analysis applying an EM software in the frequency domain, *1997 IEEE MTT-S Int. Microwave Symp. Digest,* Denver, CO, June, pp. 1021–1024.
- 65. K. C. Gupta and P. S. Hall, *Integrated Circuit-Antenna Modules— Analysis and Design,* New York: Wiley, 1999.
- 66. P. Comeron et al., A flip chip high efficiency X-band HPA, *1997 IEEE MTT-S Int. Microwave Symp. Digest,* Denver CO, June, pp. 889–892.
- 67. M. Kim et al., A 100-element HBT grid amplifier, *IEEE Trans. Microw. Theory Tech.,* **41**: 1762–1771, 1993.
- 68. W. A. Shiroma et al., A quasi-optical receiver with angle diversity, *IEEE MTT-S, Int. Microw. Symp. Dig.,* 1996, pp. 1131–1134.
- 69. C. Goldsmith et al., Micromechanical membrane switches for microwave applications, *IEEE MTT-S Int. Microw. Symp. Dig.,* 1995, pp. 91–94.
- 70. H. D. Wu et al., MEMS designed for tunable capacitors, *IEEE MTT-S Int. Microw. Symp. Dig.,* Baltimore, MD, 1998.
- 71. C. T. C. Nguyen, Microelectromechanical devices for wireless communication, *IEEE MEMS Workshop,* Germany, 1998.
- 72. R. S. Irwin et al., Quick prototyping of flip chip assembly with MEMS, *Proc. 44th Int. Instrum. Symp.,* Reno, NV, 1998, pp. 256–261.
- 73. R. M. Henderson and L. P. B. Katehi, Silicon-based micromachined packages for discrete components, *IEEE MTT-S Int. Microw. Symp.,* 1997, pp. 521–524.
- 74. S. V. Robertson et al., A Si micromachined conformal package for a K-band low noise HEMT amplifier, *IEEE MTT-S Int. Microw. Symp.,* 1997, pp. 517–520.
- 75. F. S. Barnes et al., Some microwave applications of BaSrTiO3 and high temperature superconductors, *Integr. Ferroelectr.,* **8**: 171–184, 1995.

Y. C. LEE WENGE ZHANG BINGZHI SU ZHIPING FENG K. C. GUPTA University of Colorado CHONG-IL PARK Kyocera America, Inc.