

The term known good die (KGD) entered into the microelectronics lexicon in the early 1990s as a term to represent the quality and reliability of certain integrated circuit (IC) products prior to assembly. The term ''known'' refers to the *probability* that the IC product will function as designed in an application for a given time. The concept of KGD came into being to describe the quality and reliability requirements for ICs; applicable when more than one IC is to be assembled Figure 1. Comparison of various IC packaging technologies. Cour-
directly onto an interconnecting substrate. Thus KGD are tesy of Motorola/IBM. supplied to the assembler without the intervening lead-frame, protective case, and large terminal contacts that traditionally formed the IC "package." KGD also implies that the IC The IC industry currently does an excellent job of routinely supplier has employed quality and reliability testing and testing and burning-in traditionally packaged chips, although screening beyond the "normal" wafer and/or bare die testing this can at times be a costly process. The screening beyond the "normal" wafer and/or bare die testing this can at times be a costly process. The resulting high-qual-
generally done on ICs that are destined to be "packaged" in ity, high-reliability devices allow bo generally done on ICs that are destined to be "packaged" in

allowing ease of manufacturing and processing. The package is the next section will provides a mechanism for thermal management, that is, a in multichip systems. means to conduct heat generated by the IC away through the metal connections to the chip or to the backside (via thermal **BARE DIE TECHNOLOGIES** die attach). Electrical connection to the package leads is facilitated, and the package can be mounted temporarily in a The process of wire-bonding bare chips directly onto electronic
socket for ease of testing or debugging. IC fabricators take circuit boards is known as chip on board (

cost. The electrical performance of a packaged IC is degraded been tested to higher levels of quality and reliability. These by the additional capacitance, inductance, and lead length added to the IC bond pads. In addition to the performance limitations of the IC package itself, the larger footprint of the package implies that the next level of interconnect will also be suboptimal due to size and fanout of the inter-IC leads. The size, weight, and typical board space of IC packages is shown in Fig. 1. As the figure makes apparent, eliminating the first level of package, and directly attaching the chip tothe interconnecting substrate holds a number of attractions, namely, higher input–output (I/O) densities, lower profile, **Figure 2.** Cross-section of wirebonded die for chip-on-board applishorter lead length, and lower weight. cation.

single-chip modules.
The IC package provides a number of benefits for both the However, the probability of successfully assembling multiple The IC package provides a number of benefits for both the However, the probability of successfully assembling multiple fabricator and the system assembler. The IC package pro-
fabricator and the system assembler. The IC pa IC fabricator and the system assembler. The IC package pro-
vides protection from the environment especially bumidity that of the packaged ICs on a PC board because of the diffivides protection from the environment, especially humidity that of the packaged ICs on a PC board because of the diffi-
and contamination. Package sizes are relatively large scale culties associated with conditioning the d and contamination. Package sizes are relatively large scale, culties associated with conditioning the die appropriately.
allowing ease of manufacturing and processing. The package. The next section will develop the issues

 s circuit boards is known as chip on board (COB) assembly (see advantage of these benefits for test and reliability screening, Fig. 2). These COB technologies use die that have been preand avoid extensive bare die test and screens that may dam- pared for wirebonding into conventional single-chip packagage the device or produce false negative test results. The bare ing, which is the bulk of IC production today. An advantage die test environment is also more difficult to control, making of COB assembly is that the die user may obtain die from correlation of test results to the use environment more diffi- many sources, and there is a mature industry making hybrid cult for the IC manufacturer. microcircuits using bare chips on ceramic substrates. The However, the benefits of the electronics package come at a challenge for COB manufacturers is obtaining ICs that have

ICs command a premium price in the marketplace, and have been an obstacle to widespread adoption of COB technologies.

Tape automated bonding (TAB) is an IC chip on board technology that is often compared to wire bonding technology (1) (see Fig. 3).

TAB typically uses movie film-like tape material containing prepatterned leads with a rectangular cross-section instead of individually assembled round wires to distributeinput/output (I/O) signals between the IC chip and its next-
 Figure 4. Cross section of direct chip attach application.
 Figure 4. Cross section of direct chip attach application. dow, is formed near the center of the conductor array in the dielectric base film. The window permits the etched conductor
leads to extend over the opening to create the essential beam-
type interconnect array (2). The die is gang-bonded to the
beams of copper traces on the tape. Ea the connection to the die, and the capability of the TAB tape to provide test access to the die. TAB requires a large invest- **IC QUALITY AND RELIABILITY** ment in infrastructure and has not found wide use in main-

Another bare die technology is direct chip attach (DCA), rectly depends on, among other parameters, the incoming using bumped die in a "flip-chip" configuration. Flip-chip ICs quality of the ICs that are being assembled ac are postprocessed to deposit solder bumps over the bond pads formula: on the die, and reflowed for mounting onto the substrate. The best known example of solder-bumped flip-chip technology was introduced by IBM in the 1960s and has been used extensively in IBM products. Known as C4 (controlled-collapse chip Y_b is the predicted assembled module yield (assuming a per-
connection) technology, it utilizes a solder bump deposited on fect test is performed after assem connection) technology, it utilizes a solder bump deposited on fect test is performed after assembly), P_c is the probability wettable terminals on the chip and a matching footprint of that the IC functions correctly and wettable terminals on the chip and a matching footprint of that the IC functions correctly, and *n* is the number of ICs.
solder wettable terminals on the substrate (see Fig. 4). The Figure 5 plots *V*, against *n* for so solder wettable terminals on the substrate (see Fig. 4). The Figure 5 plots Y_b against *n* for several values of P_c .
solder bumped flip chip is aligned to the substrate, and all packaged ICs can approach 99.999% proba solder joints are made simultaneously by reflowing the solder ered to be known good) of performing correctly for a specified (3). Generally viewed as the optimal IC packaging solution in time in the final annihication (4).

center of frame designed to accommodate the die, which is bonded to a test capable of detecting all defects is performed on the module beam leads cantilevered over the edge of the polyimide tape. after assembly.

stream products in the United States. The probability that a multichip system will function cor-
Another bare die technology is direct chip attach (DCA), rectly denends on among other parameters, the incoming quality of the ICs that are being assembled according to the

$$
Y_h = 100 (P_c)^n
$$

(3). Generally viewed as the optimal IC packaging solution in time in the final application (4). This probability index means terms of performance, lack of infrastructure, including test that less than 10 parts out of one that less than 10 parts out of one million will fail to perform their function correctly throughout a minimum guaranteed lifetime. The ability to fully test at-speed and over-temperature and to eliminate weak components with burn-in is not generally cost-effective for bare die. IC manufacturers prefer to do performance testing and burn-in after the die has been

Figure 5. Plot of $Y_b = 100(P_c)^n$ for several probabilities of known good die. This plot makes the simplifying assumption that all die in Figure 3. TAB (Tape Automated Bonding) frame. Window in the a module have the same probability of being known good and that

assembled into a package—taking advantage of the package for ease of handling and test access. This significantly lowers the probability that an unpackaged IC will perform as specified over the expected service lifetime unless some extended test regime is available at the wafer or die level.

Figure 5 shows the effect of lower KGD probability for an assembly of bare die for an interconnecting substrate or multichip module (MCM). Even with a 90% probability of KGD—which is typical of wafer probe results for mature products—the resulting yield of the assembled module is unacceptable for systems with more than a few chips. In addition, the MCM final test coverage required to identify the low yielding MCMs must be extremely high to avoid escapes.

Figure 6 shows the MCM defect level or percentage of defective modules in a lot after final test as a function of the fault coverage of the test (4). These are modules that escaped detection because of the less than perfect final test. Notice **Figure 7.** Example of how incoming die quality and MCM final test
that MCM defect level is a function of both final test fault coverage affect rework and defec coverage affect rework and defect levels for a 5-chip MCM. This exam-
coverage affect rework and defect levels for a 5-chip MCM. This exam-
ple assumes that all 5 die have the same incoming quality level. The

with identical incoming quality level) with MCM final test fault coverage. The incoming die quality levels that are less than 99% cause unacceptably high MCM failure rates, with • Low incoming die quality will require an exceedingly attendant rework costs. But even worse, the high defect level high fault coverage at final test to detect defective modindicates that faulty MCMs are not detected at final test, and ules. High fault coverage is very costly or may be imposthus are likely to cause system level failures later in the life sible to achieve at MCM final test. cycle, perhaps in the field.

So, for most applications, KGD can be defined as a greater The following sections will highlight the issues of test and than 99% probability that the die in the wafer lot are True burn-in as they relate to KGD.
Good Die. T mum probability that can be tolerated in an MCM assembly **IC Test** process. There are a variety of methods used to achieve this probability level. The KGD problem, therefore, can be sum- The complexity of VLSI circuits prohibits exhaustive testing. $\frac{1}{2}$ For example, it takes 2^{64} clock cycles (minimum) to exhaus-

test program. trema.

coverage and the quality level and number of incoming die.
Figure 7 shows a simplified comparison of several incom-
ing die quality levels for an MCM containing five ICs (each
shipped to the customer for each scenario.

tively test a 64 bit adder. If the clock rate is 50 MHz, it would • Unless incoming die quality level is at least 99%, the take over 11,500 years! Obviously, test engineers have develyield of all but the simplest MCMs will be unacceptable. oped techniques which allow effective testing, with defect levels approaching zero, which take much less time, but no one claims to be able to exhaustively test VLSI circuits. So, as a matter of fact, all ICs, whether packaged or bare, have a finite probability of containing defects. This probability depends on the effectiveness of the testing done to the IC during manufacturing and assembly.

Fault coverage, a measure of test effectiveness, is usually quoted for a particular logic fault model, the single stuck-at fault. This simple fault model (5) assumes that any line in a circuit may have a fault which causes it to remain permanently either at logic 1 or at logic 0. Fault coverage then is a measure of how many lines in the circuit are checked for stuck-at faults with a particular test program. Single stuckat fault coverage can sometimes be misleading in today's VLSI CMOS circuits. For example, the single stuck-at model does not directly take into account defects which only occur at the rated speed of the device nor bridging faults where two lines are inadvertently connected together by a resistive path, with neither line meeting the requirement of "stuck." So there **Figure 6.** Defect level of outgoing MCMs as a function of MCM yield is a finite probability that a device which passes a test pro-
and final test fault coverage. Defect level (in percent) can be calcu-
lated as follows: *Y* = yield of the device under test, and FC is the fault coverage of the cation, at speed, over temperature, or at power supply ex-

can be classified into three main areas (6): measure the frequency-dependent characteristics of the cir-

-
-
-

related and is directly associated with the equipment design ric testing (as well as at-speed functional testing) is becoming related and is directly associated with the equipment design ric testing (as well as at-speed f in which the IC is assembled, or to handling damage due to an option for water probe test, especially for bare die which
electrostatic discharge (ESD). This failure mechanism is yeary do not need burn-in type stress tests. electrostatic discharge (ESD). This failure mechanism is very do not need burn-in type stress tests. These bare die are then
important to MCM assemblers, as they have more control fully tested and may be adequate to meet t important to MCM assemblers, as they have more control fully tested and may be adequate to meet the quality and re-
over this than the other mechanisms, but the other two are liability specifications for certain applicatio over this than the other mechanisms, but the other two are lability specifications for certain applications at lower cost more germane to the discussion of KGD as they are under than fully conditioned KGD. However, correla more germane to the discussion of KGD, as they are under

the die itself, and is the result of defects introduced during fabrication of the wafers. These may be crystal defects, contamination, flaws in the deposition layers, or mishandling $I_{\text{DD}}Q$ **Testing.** This is a technique for detecting certain during processing VLSI products with bigh wiring densities faults in CMOS circuits by monitoring t during processing. VLSI products with high wiring densities, faults in CMOS circuits by monitoring the quiescent current
such as logic and SRAMs, are driven primarily by failures in of the device between clock edges. Once such as logic and SRAMs, are driven primarily by failures in of the device between clock edges. Once all transistors in a
the metal interconnect and the insulator. These failures are CMOS circuit have switched, no apprecia the metal interconnect and the insulator. These failures are CMOS circuit have switched, no appreciable current should
predominately driven by dielectric breakdown and electromi- be flowing in the internal logic circuits. predominately driven by dielectric breakdown and electromi- be flowing in the internal logic circuits. Any value of current
gration DRAM products exhibit failure mechanisms associ- detected above a threshold indicates a po gration. DRAM products exhibit failure mechanisms associ-
ated with the movement of mobile charge due to an electric. There is some evidence that $I_{\text{DD}}Q$ testing identifies certain reated with the movement of mobile charge due to an electric There is some evidence that $I_{DD}Q$ testing identifies certain field. Sodium is the most common ion seen (7) These are the liability problems that burn-in would n field. Sodium is the most common ion seen (7) . These are the key mechanisms which determine the quality and reliability

failure, refers to the defects introduced during the "back-end" built into each die to enhance its testability. These structures IC processing Traditional packaging (bonding) test, burn-in can be accessed from the I/O pins IC processing. Traditional packaging (bonding), test, burn-in, can be accessed from the I/O pins of the IC and provide a
mark pack and ship all contribute failure mechanisms usu-
variety of levels, coverages, and effectivi mark, pack and ship, all contribute failure mechanisms, usu-
ally to more traditional packaged parts. Failure mechanisms—ticularly effective at wafer or bare-die burn-in. Boundary scan ally to more traditional packaged parts. Failure mechanisms ticularly effective at wafer or bare-die burn-in. Boundary scan unique to KGD may be introduced at this point, as the KGD (IEEE Std. 1149.1), a form of BIST, is being designed into
hack-end processes usually are somewhat different from tra- more and more advanced VLSI devices to suppor back-end processes usually are somewhat different from traditional packaged devices. level testing of advanced substrates. Boundary scan can also

tect defects in the IC. There are a number of tests which may to the IC, and again to ''read'' the results out of the device (7). be applied to an IC in a manufacturing environment. For the purposes of this article, these tests are characterized as **Visual Inspection.** Although not an electrical test, visual inspection is being used to increase the probability of KGD. Vi- follows:

that a circuit performs its intended function. This is some- reliability issues, especially for current VLSI memory prodtimes termed "truth-table verification" for digital circuits. The ucts which incorporate redundancy and laser repair. Differfunctional test performed at wafer probe test is usually done entiating between strictly cosmetic effects and defective die is at reduced clock speed, due to the moderate performance na- not straightforward. ture of traditional needle-type epoxy ring probe cards, and is used primarily to determine whether circuit behavior is cor- **Screening.** Screening ICs is the process of applying stress rect. The final test program usually incorporates a full at-
speed functional test and relies on the IC package inserted Stresses applied may be electrical, thermal, or mechanical; speed functional test and relies on the IC package inserted

Dc Parametric Test. De parametric tests are those in which vice are within specification. steady-state voltages and currents are applied to certain in- Individual defective die can be detected by 100% screening puts of the device and corresponding voltages and currents of a batch. Process- or design-related problems can be deare measured at the outputs. These tests are used to detect tected by sample screening. For optimum cost benefit, screenopens, shorts, input/output levels, noise margins, static and ing tests must focus on the requirements of the customers dynamic supply current levels, leakages, and so on. These and the possible failure mechanisms associated with the detests may be performed at both wafer probe test and final vice and technology. An analysis of the failure mechanisms test, with satisfactory results. enables the development of good screening processes, and

Failure Modes. The mechanisms of semiconductor failure **Ac Parametric Test.** Ac parametric tests are those used to cuit. These characteristics are propagation delay, setup/hold 1. Electrical stress (in-circuit) failures times, duty cycles, clock period, signal timing, and so on. 2. Intrinsic failure mechanisms These tests are usually not done at wafer probe due to the poor electrical environment offered by a standard probe card. 3. Extrinsic failure mechanisms High-performance probe cards are emerging in the industry, The first category of failure mechanism is said to be event which offer the capability of high-speed tests, so ac parametthe control of the IC manufacturer. speed wafer probe test results to the actual performance in The second category of failure mechanism is inherent to the application environment can be a significant problem for α die itself and is the result of defects introduced during this type of testing.

Built-In Self Test (BIST). Of course, a number of VLSI de-
The third category the extrinsic failure mechanisms for IC vices now incorporate built-in test, where test structures are The third category, the extrinsic failure mechanisms for IC vices now incorporate built-in test, where test structures are
lure refers to the defects introduced during the "back-end" built into each die to enhance its test be effective as a ''design for burn-in'' feature, utilizing the **Operational Tests.** Operational tests are those used to de- boundary scan chain to provide the functional test patterns

sual inspection criteria for bare die is an issue that is compli-**Functional Test.** A functional test is performed to verify cated by the fact that cosmetic effects cloud the quality and

into a socket for test access. the operational tests are then used to determine that the voltage and current levels and functional performance of the de-

tests are then based on the activation of the relevant defect devices (8) (see Fig. 8). It is an effective means for screening mechanism (6). IC manufacturers generally work to eliminate out defects contributing to infant mortality. This screening defects from production processes. Screens are useful to re- typically combines electrical stresses with elevated temperaduce the number of defects that a customer may encounter ture over a period of time in order to activate the temperawhile the process improvements are under way. Because of ture- and voltage-dependent failure mechanisms for a partictest access issues, screening is always more problematic at ular device or process in a relatively short time (9). the wafer or bare die levels. Burn-in is a production technique for improving the relia-

screen for detection of infant mortality type defects due to population of devices is aged by the application of accelerated
manufacturing anomalies. This is usually a 100% screen used stress to make the weak devices fail manufacturing anomalies. This is usually a 100% screen used stress to make the weak devices fail (10). Burn-in typically is
in production of leading-edge ICs to eliminate those devices done with maximum nower sunnly voltag in production of leading-edge ICs to eliminate those devices done with maximum power supply voltages applied. Random
containing random latent defects that will otherwise fail in voltage patterns are applied to the inputs o containing random latent defects that will otherwise fail in voltage patterns are applied to the inputs of the device to the final application. Careful attention to the design of cause internal nodes to togele. This assure the final application. Careful attention to the design of cause internal nodes to toggle. This assures that all nodes are
stresses for screening tests is necessary to ensure that defection of the stressed during the burn-i

Tests To Detect Faults. Table 1 lists some failure modes
which are typical of VLSI devices today (6). The table also
lists the appropriate operational tests to detect the faults that
typify the failure mode and suggests a

tronics industry to reduce the risk of early field failures of IC though burn-in may be used for mature products to identify

Burn-in stress screening is probably the most common bility of IC devices as delivered to the customer. The entire screen for detection of infant mortality type defects due to population of devices is aged by the applicati stresses for screening tests is necessary to ensure that detective stressed during the burn-in, which may last for a few hours
tive devices are stressed to failure but that the useful life of
the remaining devices is not a

There is a claim that current early failure rates are low, less **Burn-In Screening** than 5000 ppm (11). Certainly, for mature products, burn-in Burn-in is a reliability screening tool used in the microelec- is not typically done for commercial or industrial use, al-

Life Cycle						
Period	Failure Mode	Fault	Detection	Lifetime Region	Screen	
Design	Parasitic elements	Latch-up	Functional test	Event related	Possible destructive test of sample	
Fabrication	Ionic contamination	Degradation	ac, dc parametric test	Early life/wearout	Burn-in	
	Gate oxide breakdown	Shorts/opens	Functional test	Early life	Burn-in with over voltage	
	Corrosion	Opens/shorts	Visual inspection, functional test	Wearout	Temperature- humidity-bias tests	
	Surface charge spreading	Degradation	ac, de parametric test	Wearout/early life	Burn-in	
	Piping	Parametric shifts	ac, de parametric test	Wearout	Burn-in	
	Dislocations	Threshold shift	ac, de parametric test	Early life	Process control	
	Slow trapping	Threshold shift	ac, de parametric test	Wearout	High temperature anneal	
Assembly	Microcracks	Opens	Functional test	Early life	Burn-in	
	Electrostatic dis-	Shorts/opens	Functional test	Event related	None	
	charge	Degradation	ac, de parametric test	Event related		
	Storage	Degradation	Functional test	Wearout	None	
Use	Hot electrons	Degradation	ac, de parametric test	Wearout	Low-temp life test	
	Corrosion	Opens/shorts	Visual inspection, functional test	Wearout	Temperature- humidity-bias tests	
	Electromigration	Opens/shorts	Functional test	Early life/event related/wearout	Burn-in	
	Contact migration	Shorted junctions/ open contacts	Functional test	Wearout	Burn-in	
	Mechanical stress re- lief migration	Shorts/opens	Functional test	Wearout	None	
	Radiation	"Soft" errors, thresh- old shift, activation of parasitic ele- ments	Functional test, ac/dc parametric tests	Event related	Testing with accel- erator	
	Electrical overstress	Shorts/opens	Functional test	Event related	None	

Table 1. IC Defects with Relevant Detection Methods and Screens

to screen the early life failures from the population. Time t_0 is the burn-in, either singulated bare die or die still in wafer form
time the device is manufactured. The failure rate shows an initial
increase, then a s stresses for a relative short period as part of the manufacturing pro-

than average failure rate due to processing anomalies (see the ambient $(R_{\phi A})$ may be quite different, necessitating a dif-
Fig. 9) (12).

systems, still require substantial IC burn-in to achieve ac- duction. ceptable field failure rates. Studies published by IBM indicate that burn-in effectiveness, defined as the ratio of hazard rate

(a) immature IC processes; and (b) mature IC fabrication processes. equipment maker by the Reliability Analysis Center, Rome AFB.

without burn-in to hazard rate with burn-in equivalent to t_{BH} hours. The data indicate that burn-in reduced the reliability failures of IC devices by close to 2 to 3 times through 3000 fielded h (13).

Jensen and Petersen (14) differentiate between devices that are congenitally weak, that is, the weakness was manufactured in (freak population), and devices which have unwittingly been subject to some stress subsequent to manufacture but prior to being put into service (infant mortality). This distinction has not been important to traditional packaged ICs, as devices receive burn-in after most postfabrication operations have been completed, and burn-in stress can be applied **Figure 8.** Traditional bathtub curve for IC lifetimes. The insert to accelerate both the freak population and the infant mortali-
shows the three distinct models of device lifetime. Burn-in is designed ties to fail Howeve shows the three distinct models of device lifetime. Burn-in is designed ties to fail. However, as burn-in strategies aimed at die level
to screen the early life failures from the population. Time t_0 is the burn-in eith

fabrication and manufacturing processes. This weak population can
be accelerated to failure through the application of appropriate environment that the device sees. At preset, burn-in of bare
stresses for a relative short cess. The resulting population of normal devices appears to have the function of the IC package, namely, environmental protection, failures in time beginning at t_{bi} . thermal management, and electrical access to chip power and I/O pads. However, it is not a given that a temporary carrier will provide the same characteristics as a permanent package. "rogue" lots, that is, wafer lots which have a much higher The thermal resistance of the path from the die junctions to than average failure rate due to processing anomalies (see the ambient (R_{∞}) may be quite differen $\mathcal{F}(B)$ (12).
Systems for high-reliability use, especially nonrepairable which could require a separate back-end process for KGD prowhich could require a separate back-end process for KGD pro-

METHODS OF ASSURING KGD

Process Control

The move to 6-sigma processing has improved semiconductor yields and reliability over the past several decades.

The data in Fig. 10 are indicative of sound manufacturing and process-control improvements over the past few years. Vertically integrated companies that control the IC fabrication process as well as assembling modules can use improvement processes to raise known-good die probabilities. By correlating failures at the MCM or system level with testing done at the wafer level, defects can be migrated back to the front end and detected at wafer test (15). Early identification

Figure 10. Historic IC failure rate data. The total devices tested is Figure 9. Curves for typical and worst-case (rogue) wafer lots for close to 400 million over 12 years. These data were collected from an

Table 2. Yield Learning Leverages Typical of IC Product Life Cycles

	I_{cum}	$=$	$Y_{\rm wn}$	∗	$Y_{\rm ft}$	∗	Y_{eol}
Entry yields	$>10\%$		$>70\%$		$>20\%$		$> \!\! 90\%$
Mature vields	$> 80\%$		>95%		$>90\%$		$>\!\!99\%$

 Y_{cum} is the cumulative yield of the device. Y_{wn} is the yield of the wafer probe operation, Y_{θ} is the final test yield and Y_{col} is the packaging, burn-in, marking, etc. yield.

Statistical Sampling

IC suppliers may provide statistical probabilities of known **KGD ASSURANCE TECHNOLOGY** good die by packaging a sample of die in a wafer lot, per-
forming exhaustive test and burn-in on the packaged sample,
and applying the statistics of the same dualying the statistics of the same statistics of the same dual % cept on 0, reject on 1 defect criteria, a sample size of 230 de-
vices is needed to obtain the .90 probability of accepting a lot
that has at least 99% TGD.
The above assumes that defects are evenly distributed
 $\frac{3.5}{$

throughout a large population and randomly sampled in each
lot. It also assumes that a test is available to detect all possi-
ble defects. This is not generally the case. A test program that
detects all possible defects on

Figure 11. This plot shows the probability that a lot of ICs have a certain percentage of defective units based on packaging and fully testing a sample of devices from the lot. The legend shows the number of parts sampled and the pass criteria, that is, 230 parts sampled with accept on 0 rejects, 389 parts samples with accept on 1 or less rejects, 532 parts sampled with accept on 2 or less rejects. This particular set of curves is based on the criteria of less than 10% probability of accepting a lot of more than 1.0% defective devices.

cussed above, this is especially true of wafer test, where the probe card provides a very difficult electrical environment that is hostile to performance type testing (at-speed, overtemperature, full functionality, etc.).

In summary, statistical methods are adequate to predict lot to lot variations only. A fairly large sample of devices must be packaged and tested to demonstrate that the probability of each lot is acceptable.

Test/Screen Every Die

The most effective method of assuring KGD is to test every of defective devices is the most cost-effective approach to im-
proving the quality and reliability levels demanded by the
proving the probability of known good ICs [see Table 2 (7)]. particular application by using test particular application by using test and screening methods as appropriate for the process and particular device.

-
-
-

Wafer Probe Test

Wafer probing, as it is generally practiced, is not an adequate test to deliver the quality levels demanded for high-performance, multichip packaging applications. Wafer test is designed to find only the obviously defective die, and is usually a static or dc functional test, performed at room temperature. It is organized so that the most likely faults are detected first. It generally detects somewhere between 75% and 95% of the defective devices, depending on the maturity of the IC fabrication process. Table 3 shows the typical final (packaged test)

Table 3. Typical Final Test Yield of Certain IC Devices

IC Product	Final Test Yield
8-bit MPU	95%
$20,000$ gate array	90%
4M DRAM	95%
16M DRAM	90%
64M DRAM	75%
4K GaAs SRAM	80%
32-bit MPU (386)	90%
32-bit MPU (P54C)	75%

Source. Integrated Circuit Engineering Corp.

yield for certain technologies. Table 3 also illustrates yield improvement with the maturity of the devices being tested. But, more importantly, for KGD considerations, it provides a measure of defective die that escape being detected at wafer probe under normal probing conditions. The defect level of bare die needs to be much better than that which is achieved with today's wafer probe testing.

Wafer Test Technologies

There are three technologies that provide the environment used today for test at the wafer level.

- 1. Needle (epoxy ring) probe cards
- 2. Buckling beam probe cards
-

Needle (Epoxy Ring) Probe Cards. Although the vast majority of probe cards in use today are epoxy ring needle probes, device under test. Figure 13 shows the force-deflection curve the performance of needle probe card technology is inherently of a buckling beam compared to a cantilever beam. limited. The needles have an unreferenced electrical length of Vertical probes can be very expensive (compared to needle 25 mm or more. This unreferenced length results in several probe cards), the lead times can be long (nanohenries of inductance on the V_{dd} and V_{ss} lines, as well as and they are difficult to rework. These issues, coupled with significant reflections and switching noise generators on the the fact that full test is no significant reflections and switching noise generators on the the fact that full test is not generally being done at wafer
clock lines. As a result, needle probe cards can provide useful probe, are hindering the acceptance signal integrity bandwidth only up to 100 MHz or so. This is the industry today. no longer sufficient for completely testing leading edge ICs that are intended for today's advanced packaging applica-
tions. Figure 12 shows the needle probe card cantilever beam
brane probe technologies were introduced into the market

probes were introduced by IBM in the form of buckling beam
probes. They alleviate several of the problems associated with die capable, and are extremely rugged resulting in lower cost
needle probes. They can be easily desi

after the tip contacts the surface of the pad. \blacksquare on the backside of the package. Based on Tessera μ BGA technology.

3. Membrane probe cards **Figure 13.** Force-deflection curves for buckling beam prove compared to the cantilever effect of a needle probe.

probe cards), the lead times can be long (numbers of weeks). probe, are hindering the acceptance of vertical probe cards in

tions. Figure 12 shows the needle probe card cantilever beam brane probe technologies were introduced into the market action of an integrated circuit I/O pad. several years ago, but have failed to make inroads into the market share of needle probe cards, despite several advan-**Vertical (Cobra, Buckle Beam, SiCard) Probe Cards.** Vertical tages. They have the potential to achieve higher speed than probes were introduced by IBM in the form of buckling beam either needles or vertical probes, they a

Test and Burn-In Carriers

The solutions for delivering the highest probabilities of producing KGD today is to assemble the bare die into temporary

Figure 14. Example of a chip scale package which consists of flex circuit with a rerouted bump array, bonded to the I/O pads on the Figure 12. Needle probe forms a cantilever beam that moves hori- chip through beam leads. The rerouted bump array can be held in zontally across aluminum bond pad as the probe is forced downward contact to pads on a substrate for test and burn-in by applying force

dielectric material and the bond pads enlarged. Wires are temporarily bonded to the enlarged pad and the die attached to the temporary **Temporary Contact KGD Carrier.** Temporary contact carricarrier. After test and burn-in, the wire bonds are "clipped" off and ers have a microprobe set for contacting pads on the IC under
the die is removed from the temporary package.
test. The microprobes are built onto an int

package to allow the complete final test and burn-in infra- contact carriers have few limitations on characteristics of instructure currently in place for packaged ICs to be used. Tem- coming die. The carrier (including interconnect and microporary electrical connection is made to the bond pads and the probe set) may be used many times, increasing cost effecdevice is qualified through test and burn-in processes identi- tiveness. cal to the packaged part; so quality and reliability levels are The die is held in alignment to the probe set with force to ified IC device with specifications comparable to those of an clude the next assembly operation. equivalent packaged part. These technologies can be divided *Pad Penetration.* A temporary carrier approach requires

enhance the ability to do test and burn-in. Ruggedized pack- Fig. 16). ages, wider pitch, and gold contacts can help solve many of *Compliance.* Scrubbing or penetrating actions on the bond the problems with handling and contacting bare die. Tape au- pad require that some form of compliant member be available tomated bonding (TAB) is an established technique for testing integrated circuits. The IC is bonded to a lead frame which fans out the electrical connections to peripheral pads on tape, which may be readily contacted. TAB carriers are available which allow the device to be socketed for test and burn-in.

Another minimal packaging approach, the chip scale package, is, like TAB, designed to be permanently assembled with the die into the next level interconnect. The chip scale package is designed to take up little more real estate on the board than the chip itself. In the chip scale package approach, the die bond pads are routed to a standard footprint, usually an area array, of bumps, which provide mechanical and electrical connections to a substrate. Thermal management can be provided through the backside of the die. A major advantage to the chip scale package, from a KGD point of view, is that the chip to substrate connection can remain fixed through die shrinks, upgrades, and so forth. **Figure 16.** Semipermanent KGD carrier. The IBM R3 carrier uses a

proaches consist of making a nonstandard (or rerouted) met- with a lateral force. The bumps remain intact on the die.

allurgical connection (wirebond, C4, etc.) to a reusable standard package type; sending the assembly through test and burn-in; then breaking the connection and removing, inspecting, and shipping the die. Several semipermanent carrier technologies are available for preparing KGD, including temporary TAB connection, temporary wirebond, and reduced radius removal (R3) based on the IBM C4 flip-chip technology.

These technologies rely heavily on established processes and tools to condition die. In some cases, semipermanent carrier technology is targeted exclusively toward specific final assembly methods, such as TAB or R3 for solder-bumped die. Concerns with the cost-effectiveness and final assembly limi tations of some semipermanent carrier methods have resulted in heightened interest in temporary carrier solutions that are **Figure 15.** Semipermanent KGD carrier. The wafer is coated with applicable to all die, regardless of final assembly methods.

test. The microprobes are built onto an interconnect that routes the signals to a fanned out connector set to provide the electrical connection to a socket, in much the same manner ''carriers.'' These carriers serve the purpose of a single-chip as a package I/O pins contact a test socket. The temporary

achieved comparable to packaged devices. Automatic Test insure reliable electrical contact to the IC bond pads. The Equipment (ATE), component handlers, burn-in boards, burn- main technical challenges with the probes/contacts are comin ovens, and loaders can be used. Once the die is qualified, pliance to nonplanar pads on the die, penetration of the naelectrical connections to the bond pads are released and the tive aluminum oxide present on the IC pads, and maintaining die is taken from the carrier. The result is a fully tested, qual- adequate contact without causing damage, which could pre-

into categories based on the type of die-to-carrier connection: some form of ''scrub'' or penetration through the native oxide permanent, semipermanent or temporary (16). on the Al pad of the IC, typically on the order of 50 Å to 80 A. Many KGD approaches currently being developed use some **Permanent Carrier Approaches.** These approaches take ad- form of *z*-axis penetration, in which the microprobe is devantage of the fact that some minimal packaging approaches signed to be used with a piercing vertical on-axis force (see

C4 process to join a bumped die to reduced radius pads on a ceramic Semipermanent Carriers. Semipermanent carrier ap- substrate. After test and burn-in, the chip is sheared off the substrate

Figure 17. Microfabricated probe set makes reliable contact to the aluminum IC bond pad by piercing through the oxide layer on the surface of the pad.

to equalize the force on each contact. For traditional epoxy ring needle probe cards, the spring constant of the needle provides compliance (see Fig. 12). For temporary carriers, especially those that rely on *z*-axis penetration to make reliable, low-resistance contact, this problem is nontrivial. Since force is applied on-axis through the probe structure, the compliance must be built into the substrate on which the probe set is mounted—unless some form of compliant or deformable probe
contact capable of z -axis penetration is available. This compli-
Figure 19. DieMate^{ra} carrier showing assembly open to accept die. example of *z*-axis penetration is available. This compli-
Photo courtesy of Texas Instruments.

Photo courtesy of Texas Instruments. functions—the ability to transmit probe forces independently in the z-direction while maintaining x- and y-direction posi-
tional accuracy. This is especially difficult given that the pitch
or probe touch down on the top or sides of the top passivation on
of the contact is sometime the compliant members must be capable of maintaining these properties during burn-in temperature excursions typically to **Alignment.** Bare die handling and alignment is the next 150°C. Many temporary carrier approaches use a form of critical issue. The die must be accurately aligned with the
membrane as the probe set substrate. Thin films laminates probe. If mechanical alignment is used, standard membrane as the probe set substrate. Thin films, laminates, probe. If mechanical alignment is used, standard practice for organic, and inorganic membranes have all been proposed as wafer saw tolerances must be improved. If KGD carrier interconnect substrates. These membranes may be backed by an elastomer to provide the compliance required is, using the sides of a die for alignment to a probe set, the for the probe set. The probe set of the probe set. $\frac{1}{2}$ following issues must be taken into account:

both semipermanent and temporary carrier methods is bond width must be maintained within tolerance ($\approx 3 \mu m$) and damage after the removal of the die from the carrier. A over the life of the blade. The distance of the cu pad damage after the removal of the die from the carrier. A over the life of the blade. The distance of the cut to a
primary concern is determining how many retests a given ap-
designated die feature must also be maintaine primary concern is determining how many retests a given approach is capable of before next level assembly is precluded. tolerance. The generally accepted industry standard—Mil-Std-883, • *Saw Alignment Accuracy*. The placement of the saw cut Method 2010, Section 3.1.1.1—states the criteria for rejection enterline should be within the maximum tolerance as 25% of the passivation underlying the bond pad being ex- intended location. posed. This serves as a reference to determine acceptable pad \bullet *Sawn Edge Camber*. Total deviation (or bevel) of sawn damage. A probe should be capable of ≥ 2 touches on the pad odge from a straight vertical aut s

Figure 18. DiePak[™] carrier showing hinged lid open to accept die. form test and burn-in at the wafer level.

organic, and inorganic membranes have all been proposed as wafer saw tolerances must be improved. If not, vision systems
KGD carrier interconnect substrates. These membranes may will be required. If mechanical die alignmen

- **Pad Damage.** Another major problem to be addressed by \cdot *Saw Cut Dimensions and Placement Accuracy*. Saw cut the semipermanent and temporary carrier methods is bond width must be maintained within tolerance ($\approx 3 \mu m$
	- centerline should be within the maximum tolerance of
- damage. A probe should be capable of ≥ 2 touches on the pad edge from a straight vertical cut should not be more that before unacceptable damage occurs. At no time should the a small percentage ($\approx 5\%$) of the wafer

As IC pad pitches and sizes become smaller, improved saw drift control and placement accuracy may be required for die that must be mechanically aligned onto a probe set in a temporary KGD carrier. See Figs. 17–19.

Wafer-Level Burn-In

If an IC which is targeted for bare die application needs burnin to meet current reliability targets, the industry accepted solution is to perform burn-in at the die level using one of the carrier technologies described above. There is a consensus that, while die level carrier technologies that take advantage of existing test and burn-in infrastructure are a requirement today, the long-term cost effective solution to KGD is to per-

with nickel bumps is fixed on a ring of ceramic having a thermal expansion coefficient similar to the silicon substrate. Localized pres- **GLOSSARY** sure-sensitive conductive rubber establishes connections between the bumps provided on the polyimide membrane and the wiring sub-
strate. The atmospheric pressure in the space between the bumps
and the wafer is decreased in order to apply a uniform pressure in-
between. The picture shows a between. The picture shows a 200 mm wafer (in wafer tray on right) and the associated probe card on the left. Photo courtesy of Ma-

In fact, wafer level test and burn-in promises to reduce
costs for all die, regardless of whether the final package for-
mat is single-chip or multiple-chip modules. Recent studies
indicate that burn-in failures in today's tioned die at the wafer level can be packaged without degrad-
ing reliability. Full wafer probe cards are being developed and
mounted on interconnecting substrate, usually with other ing reliability. Full wafer probe cards are being developed and will be in trial usage before the year 2000. A particular wafer chips, forming an MCM. burn-in technique (18), based on voltage stress applied to spe- **Known good die (KGD).** Probability that die are defect-free cial circuits on DRAM circuits resulting in an accelerated (and will remain so through some predictable lifetime).
burn-in is being applied in industry today. For this method, Multichin module (MCM) Group of highly functio burn-in is being applied in industry today. For this method, **Multichip module (MCM).** Group of highly functional ICs the probe card contacts only special burn-in pads on the wafer on a fine-line substrate.
on several die on several die at a time while stress is applied. The probe
then steps to the next several die and applies stress. The
DRAM circuitry is designed to allow voltage stress to be ap-
plied to the array cells only. See Fig. 20

through temperature and over time, routability, interface to **Yield.** Ratio of devices passing a test to total devices sub-
ATE and burn-in electronics and reliable contact to ever-
jected to test. ATE and burn-in electronics, and reliable contact to evershrinking die I/O are extremely challenging.

Though Wafer Level Burn In (WLBI) is considered a pow- **BIBLIOGRAPHY** erful method to address these issues simultaneously, the problems below have to be solved before establishing the 1. J. Lau (ed.), *Chip On Board Technologies for Multichip Modules,* WLBI technology. New York: Van Nostrand Reinhold, 1994.

- 1. Establishment of several thousand electric connections
by bringing all of the bond pads on the wafer into con-
tact with the corresponding bumps on the contactor si-
multaneously. Moreover, loads of tens to hundreds of
- 2. Since the burn-in has to be executed at a temperature *Proc. IEEE,* **80**: 1965–1994, 1992. range of 125 to 150C, the coefficient of thermal expan- 5. E. R. Hnatek, *Integrated Circuit Quality and Reliability,* New sion should be matched between the contactor and the York: Marcel Dekker, 1987.

wafer. Misregistration between the bond pads on the wafer and the bumps is possible by the difference in thermal expansion coefficients between the contactor and the wafer.

3. Application of uniform loads to all of the bumps provided on the wafer is essential.

SUMMARY

Known good die have been characterized as ''in the eye of the beholder'' in terms of quality and reliability. Thus, the emphasis should be on *known,* or the quality of the information available on the condition of the device that is of importance to the assembler. The issue of conditioning die is not a question of technology, but of costs. The current paradigm shift to array packaging, and ultimately, to flip-chip mounting, will bring KGD issues to the forefront for IC manufacturers. **Figure 20.** Wafer Level burn in probe card. A polyimide membrane

placed on the IC terminals are joined to matching PC board tsushita. terminals by reflowing the solder, making a mechanical and electrical connection of the chip to the board.

-
-
-
- multaneously. Moreover, loads of tens to hundreds of kg 4. J. K. Hagge and R. J. Wagner, High yield assembly of multichip must be applied simultaneously. Thus modules through known-good IC's and effective test strategies,
	-

- 6. E. A. Amerasekera and F. N. Najm, *Failure Mechanisms in Semi-* 14. F. Jensen and N. E. Petersen, *Burn-in: An Engineering Approach*
-
-
- 9. D. J. Klinger et al., eds., *AT&T Reliability Manual,* New York: 17. S.-M. Tang, New burn-in methodology based on IC attributes,
- 10. M. H. Woods, MOS VLSI reliability and yield trends, *Proc. IEEE, Proc. Annu. Reliability Maintainability Symp.,* 1996.
- 11. J. M. Flaherty, A burnin' issue—IC complexity *Test & Measure-*
19. Y. Nakata et al., A wafer-level burn-in technology using the con-
19. Y. Nakata et al., A wafer-level burn-in technology using the con-
- November 21, 1994.
- 13. H. H. Huston, M. Wood, and V. M. DePalma, *Burn-in effective-* LARRY GILG

ness—Theory and Measurement. MCC $ness$ *-Theory and Measurement.*
- *conductor Devices,* 2nd ed., New York: Wiley, 1997. *to the Design and Analysis of Burn-in Procedures,* New York: Wi-
- 7. A. H. Landzberg (ed.), Microelectronics Manufacturing Diagnos

tics Handbook, New York: Van Nostrand Reinhold, 1993.

8. W. Kuo and Y. Kuo, Facing the headaches of early failures: A

state-of-the-art review of burn-in
	- state-of-the-art review of burn-in decisions, *Proc. IEEE*, 71: 16. B. Vasquez and S. Lindsey, The promise of known good die tech-
1257–1266, 1983. nologies, *Proc. ISHM-IEPS Int. MCM Conf.*, 1994.
		- family IC burn-in data, and failure mechanism analysis, 1996
	- **74**: 1715–1719, 1986. 18. T. Furuyama et al., Wafer burn-in (WBI) technology applied for
- ment World, October 1993.
19. I. Nakata et al., A warer-level burn-in technology using the con-
12. D. Maliniak, Known-good die poised to take off, *Electronic Design*, this modules, 1997.