**466** *C–V* **PROFILES**

## *C***–***V* **PROFILES**

It is well acknowledged that capacitance is an intrinsic property of microelectronic devices and its evaulation as a function of applied voltage is necessary for the characterization of semiconductor substrates, insulators, metals, and interfaces. The capacitance–voltage (*C*–*V*) profiling of semiconductor devices is therefore presented in this article. A review of the basic techniques for *C*–*V* profiling and the accomplishment in the determination of device properties including the dielectric constants, substrate doping concentrations, oxide purity, interface and surface states are presented below.

Solid-state materials exist in three basic forms: metals, semiconductors, or insulators. These are the basic materials used in the fabrication of microelectronics devices. The most fundamental property that differentiates these materials from one another is the electrical conductivity. Insulators, such as  $SiO_2$ ,  $Al_2O_3$ , and  $Si_3N_4$ , are characterized by low electrical conductivity compared to metals, such as aluminum, or semiconductors, such as silicon. The conductivity of a typical insulator may be as low as  $10^{-15}$   $(\Omega \cdot m)^{-1}$ , while that of a typical metal may be as high as  $10^7 \, (\Omega \cdot m)^{-1}$ , with that of a semiconductor in between the two values. The low value of conductivity in insulators is due to the lack of transportation of charge carriers. While the free transportation of electrons in metals and of holes and electrons in semiconductors is responsible for their conductivity, the positive and negative charges in insulators are immobile.

Unlike conductors, insulators can be viewed as a collection of positive charges surrounded by clouds of electrons, which become distorted by the electric field whenever a voltage is applied. The applied voltage separates the positive from the negative charges in a process called polarization. The dielectric behavior of insulators and hence the capacitance *C* of systems containing them are the direct consequence of the fieldinduced electronic polarization.

### **CAPACITANCE AND SEMICONDUCTOR DEVICES**

Capacitance is one of the fundamental properties of semicon-<br>ductor devices. The capacitance of semiconductor devices, in-<br>cluding (1) the parallel-plate capacitor, (2) the  $p-n$  junction,<br>(3) Schottky diodes, and (4) the

#### **Parallel-Plate Capacitors**

A device in which an insulator is positioned between two par-<br>allel metal plates, called *electrodes*, is called a *parallel-plate*<br>capacitor. Figure 1 is an illustration of a parallel-plate capaci-<br>tor with a voltage, V, is the performance of most semiconductor devices strongly charge per unit area,  $Q$  (C/cm<sup>2</sup>), induced on either plate is The performance of most semiconductor devices strongly depends on the electrical properties of the

into the semiconductor, excess electrons are made available



layer) with field-induced charges on the plates. semiconductor diode. Details of the electrostatic properties,



fundamental theory of the electrical characteristics of *p–n* **The** *p–n* **Junction** junctions can be found in Refs. 4–8.

Electrons and holes are the fundamental particles that trans- A *p–n* junction is a two-terminal device whose main charport negative and positive charges, respectively, in a semicon- acteristic is to allow electrical current to flow in one direction ductor. Semiconductors with equal numbers of electrons and only. It is easy to visualize the *p–n* junction as two separate holes are called *intrinsic* semiconductors. When impurity ele- *p*-type and *n*-type semiconductor pieces brought in contact ments that contribute an electron per atom are incorporated with each other, and this is illustrated in Fig. 2. Prior to join-<br>into the semiconductor, excess electrons are made available ing, the  $n$ - and  $p$ -type pieces to transport negative charges. Such a semiconductor is called holes, respectively. When the two pieces are joined, a large *n-type,* and the impurity a *donor,* since electrons have been carrier concentration gradient, corresponding to a nonequilib*donated* into the semiconductor. Examples are group V ele- rium situation, sets in. Electrons from the *n*-side diffuse into ments such as P or As in Si. Similarly when group III ele- the *p*-side and holes from the *p*-side diffuse into the *n*-side ments such as B or Al are incorporated into Si, they capture within a distance *W* from the junction, called the depletion an electron, leaving an equal number of holes behind. The Si width. Positively charged immobile ions are left on the *n*-side is called *p-type,* and the impurity introduced an *acceptor,* while negatively charged immobile ions are left on the *p*-side since each atom of the impurity has accepted an electron per following the interdiffusion of the charge carriers. An electric atom from the silicon structure to complete its bond. field is therefore set up because of the charge polarization at the  $p-n$  junction. This is identical to the electric field in the parallel-plate capacitor shown in Fig. 1.

### **Schottky Diodes**

Metal–semiconductor contacts are crucial to the performance and reliability of semiconductor devices. Contacts are either ohmic, when the relation between applied voltage and current is linear as in a resistor, or Schottky, when the contact is rectifying as in a *p–n* junction. While the ohmic contact is crucial in connecting a device to the ''outside world,'' the recti-Figure 1. Two metal plates separated by an insulator (a dielectric fying or Schottky contact has the basic characteristics of a



on both sides of the metal–semiconductor interface. That is, the charges are polarized as in the parallel-plate capacitor or The downward band bending at the interface increases a *p–n* junction. The capacitance–voltage characteristics can with increase in the applied positive voltage, and for some be evaluated similar to that of the  $p-n$  junction shown in the value of  $V_G$  the intrinsic energy level  $E_i$  crosses the Fermi

MOS structure, using a *p*-type semiconductor. With the metal, oxide, and semiconductor in intimate contact, the **CAPACITANCE OF SEMICONDUCTOR DEVICES** Fermi levels,  $E_F$ , in the metal and semiconductor are aligned so that the metal work function  $\phi_m$  equals the semiconductor It has been demonstrated in the preceding section that the work functions are the energies re-<br>positive and negative charges in semiconductor devices are work function  $\phi_s$ . The work functions are the energies required to remove an electron from the Fermi level into well separated in parallel-plate capacitors (when an applied vacuum. voltage is applied), Schottky diodes, *p–n* junctions, and MOS

gate, and the semiconductor is grounded, the Fermi level in tant property common to these devices is the capacitance, *C*, the metal shifts relative to that in the semiconductor. which is directly related to the applied voltage or to the Whether the shift is up or down depends on the polarity of the change in the applied voltage in the devices. applied voltage. One other feature of the capacitor affected Capacitance–voltage profiling techniques are the direct ca-



showing that the Fermi level  $E<sub>F</sub>$  is constant throughout the structure. the insulator in coulombs per volt, or *farads* (F). The value of

by the applied voltage is the shape of the conduction energy level  $E_c$  or the valence energy level  $E_v$  near the oxidesemiconductor interface. When the applied voltage  $V<sub>G</sub>$  (G meaning gate) is negative  $(V_G < 0)$  both energy bands,  $E_c$  and  $E_v$ , bend upward, whereas they bend downward when  $V_G$  is positive  $(V_G > 0)$ , as illustrated in Fig. 5(a) and (b). The upward band bending in the semiconductor for  $V<sub>G</sub> < 0$  enhances the accumulation of charge carriers (holes in this case) at the oxide–semiconductor interface. An increase in  $E_i - E_F$  at the interface gives rise to the enhanced concentration of holes, a phenomenon called *accumulation.* The downward band bending at the interface when a positive voltage is applied results **Figure 3.** <sup>A</sup> schematic illustration of an ideal MOS capacitor. in the depletion of the majority charge carriers, a process called *depletion*. In this case,  $E_i - E_F$  is very small, close to *I*–*V* characteristics and ac responses of the Schottky diode zero. For the depletion case the concentration in the semiconcan be found elsewhere (1,4,8). ductor is due to ionized acceptor atoms, and this is obtained In a Schottky diode charges of opposite signs are built up as  $Q = -qN_AW_d$ , where  $N_A$  is the acceptor atom concentres both sides of the metal–semiconductor interface. That is (atoms/cm<sup>3</sup>) and  $W_d$  is the width of the depl as  $Q = -qN_AW_d$ , where  $N_A$  is the acceptor atom concentration

next section. level  $E_{\rm F}$  at the oxide–semiconductor interface. That is,  $E_{\rm i}$  –  $E_F$  becomes negative, as illustrated in Fig. 5(c). For this case **The MOS Capacitor**<br>The **MOS Capacitor** inter-<br>The **MOS** Capacitor inter-<br> $\frac{1}{2}$  is the semiconductor inter-<br> $\frac{1}{2}$  face is greater than the concentration of holes. The surface is Figure 3 shows a schematic of an ideal MOS capacitor. The<br>structure consists of a thin SiO<sub>2</sub> layer, about 10 nm to 30 nm<br>thick, sandwiched between a metal layer and a silicon sub-<br>strate. For the purpose of electrical ev tact is made to the back of the silicon substrate. The MOS<br>configuration mimics the gate structure of an MOS field-ef-<br>fect transistor.<br>Figure 4 shows the band diagram of the ideal zero-bias<br>first configuration for each b

When a bias is applied to the capacitor through the metal capacitors with or without applied voltages. The most impor-

pacitance–voltage measurement and the photoelectrochemical profiling method. While the first technique is direct and more common, the latter technique profiles depth through photo-etching thus covering a great depth not accessible to either the *p–n* junction or the Schottky barrier profiling. Details of this technique are not covered in this article.

#### **Capacitance of a Parallel-Plate Capacitor**

When a voltage is applied to a parallel-plate capacitor, equal but opposite charges are induced on the metal plates. The quantity *Q* (C/cm2 ) of charge on either of the two plates is proportional to the applied voltage *V* (V). That is,

$$
Q = \mathcal{C}V\tag{1}
$$

**Figure 4.** Energy band diagram of a nonbiased MOS capacitor, where the constant of proportionality,  $\mathscr{C}$ , is the capacitance of



**Figure 5.** Energy band diagram and corresponding charge distributions of a MOS capacitor describing (a) accumulation ( $V_G$  < 0), (b) depletion ( $V_G$  > 0), and (c) inversion ( $V_G$   $\ge$  0).

between them through the relation **reverse** biased, and the diffusion capacitance dominates when

$$
\mathscr{C} = \epsilon \frac{A}{d} \tag{2}
$$

$$
C = \frac{\epsilon}{A} = \frac{\epsilon}{d} \tag{3}
$$

where  $\epsilon$  is called the permittivity of the insulator.

If the insulator between the two parallel plates is replaced with vacuum, then the capacitance becomes

$$
\mathscr{C} = \epsilon_0 \frac{A}{d} \tag{4}
$$

where  $\epsilon_0$  is the permittivity of vacuum, a constant with a Figure 6 shows (a) the depletion layer, (b) the charge den-<br>value of 8.85  $\times$  10<sup>-12</sup> F/m. The permittivity  $\epsilon$  of the insulator city distribution and (c) th

$$
\epsilon = \epsilon_{\rm r} \epsilon_0 \tag{5}
$$

Two types of capacitance associated with a  $p-n$  junction are equals the sum of  $dx_n$  and  $dx_n$ . the junction capacitance (also called the depletion capaci- At equilibrium, the total charge per unit area on one side tance) and the charge storage or diffusion capacitance. The of the junction is equal and opposite to that on the other side.

*C* depends on the area *A* of each plate and the separation *d* depletion layer capacitance dominates when the junction is the junction is forward biased. Capacitance is very significant in the application of *p–n* junctions and in providing information on the charge distribution at the junction.

when the voltage applied to a  $p-n$  junction is changed by so that the capacitance per unit area,  $C$ , is an incremental amount  $dV$ , the depletion width increases, with a corresponding incremental change in the charge at the  $p-n$  junction. The capacitance *C* per unit area due to the change *dV* in the applied voltage and charge is defined as

$$
C = \frac{dQ}{dV} \tag{6}
$$

where *dQ* is the increase in charge per unit area when the applied voltage increases by  $dV$ . The depletion widths of both the  $n$  and  $p$  regions increase, corresponding to an increase  $dQ$  in the charge density ( $C/cm<sup>2</sup>$ ).

value of 8.85  $\times$  10<sup>-12</sup> F/m. The permittivity  $\epsilon$  of the insulator sity distribution, and (c) the electric field as a function of position any dielectric medium is related to  $\epsilon_0$  as the insulator  $x$ , in a  $p-n$  jun and when the voltage increases by  $dV$  (dashed lines). If  $x_n$ and  $x<sub>n</sub>$  are the lengths of the space-charge regions on the *n*where  $\epsilon_r$  is the relative permittivity, or dielectric constant, of and *p*-type regions, respectively, when a voltage *V* is applied, the insulator, and its value depends on the material. For SiO<sub>2</sub>,  $\epsilon_r$  = 3.9.<br>SiO<sub>2</sub> **Capacitance–Voltage Characteristics of** *p–n* **Junctions** increase by  $dQ$ . At equilibrium, the depletion width is the depletion width  $\sum_{n=1}^{\infty}$  and  $x_p$ , while the change  $dW$  in the depletion width



density, and (c) electric field in a  $p-n$  junction under equilibrium is the lightly doped side of the  $p-n$  junction (or  $N_D$  if the *n*-(solid lines) and with applied bias (dashed lines); the applied bias increases the depletion width from *W* to  $W + dW$ .

The magnitude of the total charge can be expressed as

$$
|Q| \equiv qx_n N_{\rm D} = qx_p N_{\rm A} \tag{7}
$$

The maximum value of the electric field at the *p–n* junction is

$$
\mathcal{E} = \frac{qx_n N_p}{\epsilon} = \frac{qx_p N_A}{\epsilon} \tag{8}
$$

where  $\epsilon = \epsilon_r \epsilon_0$ . The potential across the depletion width is the area of the triangle (solid lines) in Fig.  $6(c)$ , and this is  $V_r$ 

$$
\Phi = \frac{1}{2} \mathcal{E}_{\text{m}} W = \frac{1}{2} \frac{q x_n N_{\text{D}}}{\epsilon} = \frac{1}{2} \frac{q x_p N_{\text{A}}}{\epsilon} \tag{9}
$$

Using Eq. (7) in Eq. (9) and  $W = x_n + x_p$ , the depletion width of a step junction in equilibrium is a function of potential and is obtained as

$$
W = \left[\frac{2\epsilon}{q} \left(\frac{N_{\rm A} + N_{\rm D}}{N_{\rm A}N_{\rm D}}\right) \Phi\right]^{1/2} \tag{10}
$$

With an applied reverse bias,  $V_r$ , the expression for *W* becomes **Figure 7.** (a) Capacitance–voltage profile of a reverse-biased *p–n*

$$
W = \left[\frac{2\epsilon}{q} \left(\frac{N_{\rm A} + N_{\rm D}}{N_{\rm A} N_{\rm D}}\right) (\Phi + V_{\rm r})\right]^{1/2} \tag{11}
$$

The capacitance per unit area, *C*, is

$$
C = \frac{\epsilon}{\text{width}} = \frac{\epsilon}{W} \tag{12}
$$

Substituting Eq. (11) in Eq. (12), the capacitance per unit

$$
C = \left(\frac{q\epsilon}{2(\Phi + V_{\rm r})} \frac{N_{\rm D} N_{\rm A}}{N_{\rm D} + N_{\rm A}}\right)^{1/2} \tag{13}
$$

Thus, the capacitance of a reverse-biased *p–n* junction decreases with increasing applied voltage. The plot of 1/*C*<sup>2</sup> versus  $V_r$  is a straight line with intercept  $\phi$  on the horizontal axis. The slope of the line provides the charge density in the depletion layer.

For a one-sided step junction with the *n*-side more heavily doped than the *p*-side,  $N_{\text{D}} \ge N_{\text{A}}$  and  $x_n = W$ , the expression for the depletion width *W* [Eq. (11)], therefore, becomes

$$
W = \left(\frac{2\epsilon}{qN_{\rm A}}(\Phi + V_{\rm r})\right)^{1/2} \tag{14}
$$

and the expression for the capacitance [Eq. (19)] is

$$
C = \left(\frac{2\epsilon}{q(\Phi + V_{\rm r})} N_{\rm A}\right)^{1/2} \tag{15}
$$

Thus, Fig. 7(a) shows that the capacitance of a  $p-n$  junction decreases with increasing applied voltage in the reverse direc-(c) tion. Figure 7(b) is the plot of  $1/C^2$  versus  $V_r$ . The slope of the **Figure 6.** The distribution of (a) ionized space charge, (b) charge curve yields the charge concentration  $N_A$  on the *p*-side if that



junction, showing that the capacitance decreases with increasing applied reverse bias  $V_r$ , and (b) linear relation for  $1/C^2$  versus reverse voltage  $V_r$  for a uniformly doped  $p-n$  junction.

side is lightly doped). The built-in potential at the junction is the intercept on the  $V_r$  axis.

A *p–n* junction that utilizes the *C*–*V* variation described in Eq. (15) is called a *varactor,* derived from the combination of *variable* and *reactor.* The applications of varactors are found in voltage-variable tuning circuits, signal mixing, harmonic generation, and detection (9,10).

The expression for the capacitance *C* per unit area in Eq. (13) is a valid approximation for a uniformly doped *p–n* junction. For a linearly graded junction where the net charge concentration varies linearly with distance, the capacitance per<br>unit area varies as  $V_r^{-1/3}$ . Thus, a plot of  $1/C^3$  versus  $V_r$  is<br>linear.<br>linear.<br>times are all the start at  $C_0$  in accumulation, decreases to a minimum v

pacitance dominates, and the capacitance is proportional to the current at the junction. The capacitance can be expressed as

$$
C_{\rm f} = \frac{dQ}{dV} = \frac{qI}{kT} \tau \tag{16}
$$

where  $\tau$  is the carrier lifetime of the charge,  $k$  is the Boltzmann constant, and *T* the absolute temperature in kelvin.

Any arbitrary distribution of impurity  $N(W)$  in a  $p-n$  junction can be obtained fairly accurately from the capacitance– voltage profiles (11,12). where

#### **Capacitance–Voltage Characteristics of MOS Capacitors**

The capacitance profile of MOS capacitors varies with the applied voltage, and it provides a powerful technique for the<br>evaluation of insulators and semiconductors. A careful  $C-V$  and  $\epsilon_{si} = \epsilon_r \epsilon_0$ .<br>profiling reveals the deviation from the ideal in both the semiconductors. In te profiling reveals the deviation from the ideal in both the semiconductor and the oxide layer. A MOS capacitor is considered ideal if (1) the difference in work function between the metal and semiconductor is zero with no applied bias, (2) the oxide is nonconducting, (3) both the metal and the semiconductor are sufficiently thick, and (4) all the charges in the capacitor

pacitor, shown in Fig. 5(a), is basically equivalent to that of a  $\begin{bmatrix} \text{Fig. 8} \\ \text{parallel-plate capacitor with equal concentrations of positive} \end{bmatrix}$ parallel-plate capacitor with equal concentrations of positive Once a large enough bias is applied to achieve inversion, and negative charges separated by the oxide layer. One can  $E_c$  lies below  $E_c$  and the extent of ba

$$
C_{\rm o} = \frac{\epsilon_{\rm o}}{d} \eqno{(17)}
$$

where  $\epsilon_0$  is the permittivity and *d* is the thickness of the ox-

*Q* due to ionized impurities in the *p*-type semiconductor. The charge  $-Q$  is uniformly distributed in a region inside the semiconductor of width *W* at the oxide–semiconductor interface. Under dc bias and for all measurement frequencies, the total capacitance of the MOS structure is the series combination of the oxide capacitance  $C_0$  and the semiconductor capaci- At inversion, therefore, when the applied dc bias  $V_G$  has in-



For a forward-biased  $p-n$  junction, the charge storage ca-<br>  $(C_0 + C_{si})$  in depletion, and increases to  $C_0$  at inversion.

$$
\frac{1}{C_{\rm d}} = \frac{1}{C_{\rm o}} + \frac{1}{C_{\rm si}}\tag{18}
$$

or

$$
C_{\rm d} = \frac{C_{\rm o} C_{\rm si}}{C_{\rm o} + C_{\rm si}}\tag{19}
$$

$$
C_{\rm si} = \frac{\epsilon_{\rm si}}{W} \tag{20}
$$

$$
C_{\rm d} = \frac{C_0}{1 + \frac{\epsilon_0 W}{\epsilon_{\rm si} d}}
$$
(21)

reside inside the semiconductor. Since *W* increases with increasing applied gate voltage *V*<sub>G</sub>, The charge distribution inside the accumulated MOS ca- the capacitance decreases as the bias increases as shown in

and negative charges separated by the oxide layer. One can  $E_i$  lies below  $E_F$  and the extent of band bending at the inter-<br>therefore conclude that the capacitance per unit area of an face is defined by the quantity  $q\Phi$ therefore conclude that the capacitance per unit area of an face is defined by the quantity  $q\Phi_{\rm sc}$  for strong inversion with accumulated MOS capacitor is that of the oxide,  $C_{\rm o}$ , and is the oxide–semiconductor int accumulated MOS capacitor is that of the oxide,  $C_0$ , and is the oxide–semiconductor interface strongly populated with related to the oxide thickness d as electrons for a p-type substrate.  $E_i$  is positioned far below  $E$ electrons for a *p*-type substrate.  $E_i$  is positioned far below  $E_F$ , and the potential is obtained as

$$
\Phi_{\rm sc}(\text{inv}) = 2\,\frac{k}{q}\ln\frac{N_{\rm A}}{n_i} \tag{22}
$$

ide layer.<br>A depleted MOS capacitor, shown in Fig. 5(b), is character-<br>realize  $W = \frac{a}{n_i}$  is the intrinsic carrier concentration. The maximum<br>A depleted MOS capacitor, shown in Fig. 5(b), is character-<br>realize  $W = \frac{a}{n$ A depleted MOS capacitor, shown in Fig. 5(b), is character-<br>ized by charges per unit area of  $+Q$  on the gate electrode and as

$$
W_{\text{max}} = \sqrt{\frac{2\epsilon_{\text{si}}\Phi_{\text{sc}}(\text{inv})}{qN_{\text{A}}}} = 2\sqrt{\frac{\epsilon_{\text{si}}kT\ln(N_{\text{A}}/n_{i})}{q^{2}N_{\text{A}}}}
$$
(23)

tance  $C_{si}$ . That is, the total capacitance  $C_d$  is given by creased to  $V_i$ , the capacitance  $C_i$  of the inverted MOS struc-

### **472** *C–V* **PROFILES**

$$
C_{\rm d} = \frac{C_{\rm o}C_{\rm si}}{C_{\rm o} + C_{\rm si}} = \frac{C_0}{1 + \frac{\epsilon_0 W_{\rm max}}{\epsilon_{\rm si} d}}
$$
(24)

inversion, because there is no further increase in the width of

been shown to be constant in accumulation, decreases with semiconductor substrate, the dc bias  $V<sub>G</sub>$  is negative for accu-

The expression in Eq. (15), for a one-sided step junction, pro-  $(13-15)$ .<br>vides the doning profile on the lightly doned side of a n-n<br>The performance of MOS-based devices are usually influvides the doping profile on the lightly doped side of a  $p-n$  The performance of MOS-based devices are usually influ-<br>innction. Doping profiles are routinely evaluated in semicon-<br>enced by the distribution of dopant impuri junction. Doping profiles are routinely evaluated in semicon-<br>ductor laboratories using automated canacitance-voltage strate. The impurity concentration in the bulk of the semiconductor laboratories using automated capacitance–voltage strate. The impurity concentration in the bulk of the semicon-<br>equipment. The Keithley System 82 and System 83 are the ductor is generally not the same as on the surf equipment. The Keithley System 82 and System 83 are the ductor is generally not the same as on the surface. There are latest equipment systems for measuring high-frequency  $C-V$  various reasons for this nonuniformity. Rega latest equipment systems for measuring high-frequency  $C-V$  various reasons for this nonuniformity. Regardless of the curves sequentially. Figure 9 shows the schematic illustration cause or causes, device properties are bet curves sequentially. Figure 9 shows the schematic illustration of such a system. The system consists of (1) a *C*–*V* meter em- doping profile is known. contact is provided by a chuck, while the front of the device

$$
\frac{1}{C^2} = \frac{2}{qN_A\epsilon_r\epsilon_0}(\Phi + V_r)
$$
\n(25)

doping concentration  $N_A$  and the built-in voltage are obtained: the slope of the curve provides  $N_A$ , and the intercept on the approximation, Deal et al. profiled the redistribution of impu-

ture is given as the set of the set of the built-in voltage  $\Phi$ , as shown in Fig. 7(b).

### **Doping Profiling of MOS Capacitors**

The electronic properties of silicon can be investigated using The Si component of the capacitor,  $C_{\rm si}$ , remains constant at the electrical properties of MOS capacitors. Information such inversion because there is no further increase in the width of as the doping type  $(n -$  or p-ty the depletion layer.<br>
Overall a systematic theoretical analysis can be made by tics of the MOS structure. For example, the doping type can Overall, a systematic theoretical analysis can be made by tics of the MOS structure. For example, the doping type can<br>exidence the canacitor of an MOS structure evaluated in be determined using either high- or low-frequen considering the capacitor of an MOS structure evaluated in be determined using either high- or low-frequency  $C-V$  char-<br>accumulation depletion and inversion. The capacitance has acteristics. However, the high-frequency  $C$ accumulation, depletion and inversion. The capacitance has acteristics. However, the high-frequency *C*–*V* characteristics<br>heen shown to be constant in accumulation decreases with are much more commonly used because of th increasing dc bias in depletion and remains constant at inver-<br>sion with a value close to that of C, at low frequency and to sured on (a) p-type and (b) n-type substrates. The C–V curve sion with a value close to that of  $C_0$  at low frequency and to sured on (a) *p*-type and (b) *n*-type substrates. The *C*–*V* curve<br>the minimum value  $C_1$  at high frequencies. For the *n*-type goes from accumulation to the minimum value  $C_d$  at high frequencies. For the *p*-type goes from accumulation to inversion with increasing gate bias semiconductor substrate the dc bias  $V_c$  is negative for accupation with goes from accumulation to mulation, positive in depletion and inversion. decreasing gate bias for *n*-type, independent of the doping concentration and the oxide–Si interface properties.

The *deep-depletion C–V* profile is the third main type (in **DOPING PROFILES** addition to low-frequency and high-frequency) of *C–V* charac-**Doping Profiles in** *p–n* **Junctions**<br> **Doping Profiles in** *p–n* **Junctions** depletion profiles can be found in a number of sources

ploying a small signal at a given frequency (e.g. 1 MHz or 2 *C*–*V* characterization of MOS structures, *p–n* junctions, MHz), (2) a dc power supply, (3) a computer and monitor for and Schottky diodes provides an excellent technique for dopdata acquisition and analyses, and (4) a probe box on which ing profiling in silicon substrates. The *C*–*V* profiling of MOS the wafer or device under investigation is placed. The back structures has a number of advantages. These include the fol-<br>contact is provided by a chuck, while the front of the device lowing: (1) the processing of MOS stru is contacted by a probe. The device is automatically measured profile in the substrate much less than the processing of  $p-n$ once the program has been set up. junctions or Schottky diodes; (2) the doping profile can be If both sides of Eq. (15) are squared and inverted, the rela- evaluated much closer to the Si surface; (3) the doping profile tion between capacitance and reverse bias  $V_r$  becomes can be measured even if the doping concentration is high. However, care must be taken to minimize errors introduced by defects and interface traps, as these can significantly affect the profile. There are methods for minimizing such errors. Nicollian and Brews (13) applied the second harmonic method A plot of  $1/C^2$  versus  $V_r$  is a straight line from which both the to MOS capacitor characterization to minimize errors intro-<br>doping concentration  $N_A$  and the built-in voltage are obtained: duced by the interface condi



**Figure 9.** Block diagram of a *C*–*V* measurement system showing the *C*–*V* meter, the temperature controller, the data accumulation unit (computer and monitor), and the probe box.





**Figure 10.** High-frequency *C*–*V* profiles of MOS capacitors, showing the effect of substrate type (*p* or *n*). The curves also depend on the

rities using the MOS capacitor (13). Also, Van Gelder and Ni- $\alpha$ collian superposed a small frequency ac signal on a voltage pulse to the gate electrode of an MOS capacitor and then obtained the doping profile by *C*–*V* characterization. Details of Substituting  $dW = \epsilon_{si} d(1/C_d)$ , we obtain the *C*–*V* methods used for the profiling of Schottky diodes and  $p-n$  junctions can be found elsewhere  $(1,11,12)$ .

**Analysis of Doping Profiling of the MOS Structure.** Doping profiling in the MOS capacitor depends on how accurately the  $N(W)$  is therefore obtained as carrier charge densities in accumulation, depletion, and inversion can be determined. In accumulation and inversion, the carrier charge densities are exponentially dependent on band bending, with the densities showing as preexponential factors, making it difficult to obtain accurate values of the charge density. Therefore, accurate values can be obtained becomes only in depletion.

The doping profile using the MOS structure is obtained from the slope of a  $1/C_d^2$  versus  $V_G$  curve, where  $C_d$  is the depletion capacitance and  $V<sub>G</sub>$  is the gate bias. With a change  $dV_{\rm G}$  in the bias, an incremental charge  $dQ_{\rm G}$  is added to the gate of the capacitor, and it is given by This expression was first derived by Van Gelder and Nicollian

$$
dQ_{\rm G}=C_{\rm d}\,dV_{\rm G}\qquad \qquad (26)
$$

layer edge, a distance *W* from the oxide–silicon interface, is depth from the oxide–silicon interface is obtained by calculat-

#### *C–V* **PROFILES 473**

*N*(*W*) and the depletion layer edge moves a distance *dW* due to the change in bias, then the charge added to the gate per unit area is

$$
dQ_{\rm G} = -qN(W)\,dW\tag{27}
$$

The depletion layer capacitance, using the depletion approximation, is

$$
C_{\rm si} = \frac{\epsilon_{\rm si}}{W} \tag{28}
$$

as shown in Eq. (20), where  $C_{si}$  is the depletion layer capacitance per unit area and  $\epsilon_{si}$  is the dielectric permittivity of Si. The total capacitance measured in depletion,  $C<sub>d</sub>$ , satisfies the same relationship. That is,

$$
C_{\rm d} = \frac{\epsilon_{\rm si}}{W} \eqno{(29)}
$$

Therefore, the change in  $1/C_d$  when the gate bias is changed by  $dV_{\rm G}$  is

$$
dW = \epsilon_{\rm si} d \left( \frac{1}{C_{\rm d}} \right) \tag{30}
$$

But the total capacitance per unit area is the series combination of the silicon capacitance per unit area and the oxide capacitance per unit area. That is,

$$
\frac{1}{C_{\rm d}} = \frac{1}{C_{\rm o}} + \frac{1}{C_{\rm si}}\tag{31}
$$

doping concentration (not shown); higher doping increases the capaci-<br>tance in depletion and inversion. area and is independent of the applied voltage.

To obtain an expression for  $N(W)$  in terms of  $C_d$ , we equate Eq. (26) to Eq. (27) to obtain

$$
-qN(W)\,dW = C_{\rm d}\,dV_{\rm G} \tag{32}
$$

$$
-qN(W)\epsilon_{\rm si} d\left(\frac{1}{C_{\rm d}}\right) = C_{\rm d} dV_{\rm G}
$$
 (33)

$$
N(W) = -\left(q\epsilon_{\rm si} \frac{1}{C_{\rm d}} \frac{d(1/C_{\rm d})}{dV_{\rm G}}\right)^{-1}
$$
(34)

Using the expression  $(d/dx)(1/x^2) = -(2/x)(d/dx)(1/x)$ ,  $N(W)$ 

$$
N(W) = 2\left[q\epsilon_{\rm si}\frac{d}{dV_{\rm G}}\left(\frac{1}{C_{\rm d}^2}\right)\right]
$$
(35)

(13). The equation shows that *N*(*W*) can be extracted from the  $dQ_{\text{G}} = C_{\text{d}} dV_{\text{G}}$  (26) slope of the  $(1/C_{\text{d}})^2$  versus  $V_{\text{G}}$  curve. A positive slope gives a negative value of  $N(W)$  for acceptors, while a negative slope If the density of ionized donor impurity at the depletion gives a positive  $N(W)$  for donors. The doping profile versus

### **474** *C–V* **PROFILES**

$$
W = \epsilon_{\rm si} \left( \frac{1}{C_{\rm d}} - \frac{1}{C_{\rm o}} \right) \tag{36}
$$

The performance of gate-insulated electronic devices depends<br>on the properties of the MOS interfaces. Problems associated<br>with either the metal–oxide or the oxide–semiconductor in-<br>terface include defects, charges, ions,

vices are Si-based, with Si as the semiconductor,  $SU_2$  the ox-<br>ide, and Al or its alloys, the metal. Thus, the MOS capacitors but expecte above  $\alpha$  in Si, which makes the total above vices are si-based, with si as the semiconductor,  $SU_2$  the  $\alpha$  the change  $\partial Q_G$  in the gate charge be balanced by an equal ide, and Al or its alloys, the metal. Thus, the MOS capacitors but opposite charge  $-\partial Q_{si}$  in that will be discussed in this section are based on Si technol-<br>ogy. However, the *C–V* properties of an MOS structure using oxidized AlN as the oxide have been found similar to those of δ*δ*  $SiO<sub>2</sub>$ -based MOS capacitors (16,17).<br>Discussions have focused so far on the C–V characteristics

Discussions have focused so far on the C-V characteristics<br>of ideal MOS structures. The C-V capacitance of the<br>metal-Si-SiO<sub>2</sub> structure generally deviates from the ideal be-<br>clong with the charge  $\Omega$  in Si. The conditio cause of the nature of Si and  $\text{SiO}_2$  and their interfaces. Departicularly therefore requires ture of the *C–V* curves from the ideal is caused by factors including (1) interface traps, (2) fixed oxide charges, and (3) the work-function difference. These factors can be evaluated by comparing the *C*–*V* curves of the Si-based MOS capacitors with the ideal curves.

 $\mathrm{SiO}_2$  and the Si substrate. The defects can capture or emit electrons or holes. Interface traps are therefore either posi- corresponding to a stretchout of the *C*–*V* profile along the tively or negatively charged. The energy levels of the traps voltage axis.<br>are distributed throughout the Si band gap and their occu-<br>An extremely small change in the interface trap charge. are distributed throughout the Si band gap, and their occu-<br>  $dQ_{si}$  is directly proportional to the band bending in Si. That<br>
nancy changes with gate bias. The trap density at the oxide-<br>  $dQ_{si}$  is directly proportional pancy changes with gate bias. The trap density at the oxide– silicon interface is often high, affecting the results of doping is, profiles through a change in the slope of the *C*–*V* curve. It is therefore necessary to modify Eq. (36) to reflect the effect of *dQ*<sub>it</sub> = −*C*<sub>it</sub> *d* $\Phi$ <sub>si</sub> these traps.

The ac response of interface traps can be avoided by performing characterization at such a high frequency that interface traps cannot respond over the applied voltage range that corresponds to depletion. Assuming  $C<sub>hf</sub>$  is the high-frequency capacitance, Eq. (36) is modified as

$$
W = \epsilon_{\rm si} \left( \frac{1}{C_{\rm hf}} - \frac{1}{C_o} \right) \tag{37}
$$
 is the  
larly,

This modification reflected in the *C*–*V* slope in depletion leads to a condition called *voltage stretch-out.*

The density of interface traps can be extracted by one of the following methods: (1) comparing the measured low-fre- The low-frequency capacitances per unit area for silicon quency capacitance with an ideal low-frequency capacitance, and for the interface traps are in parallel, and are in series and (2) comparing high-frequency capacitance with an ideal with *C*<sub>0</sub>, the oxide capacitance per unit area. That is,

ing  $N(W)$  at each value of  $V_G$  using Eq. (35). The correspond- theoretical capacitance. A more sensitive and accurate ing value of *W* is obtained by solving Eq. (28), combining with method for extracting interface density is the measurement Eq. (31) to obtain of equivalent parallel conductance described by Nicollian and Brews (13).

The capacitance–voltage curve of a MOS capacitor with  $Si-SiO<sub>2</sub>$  interface traps indicates stretchout in the direction of the applied gate voltage axes. The stretchout in the *C*–*V* **SURFACE STATES** structures, and the interface traps in MOS structures, and the interface traps contribute to the total ca-

pacitor.<br>
At present the most commercially viable MOS-based de-<br>
Via change of  $\delta V_G$  be the change in charge of the gate corresponding<br>
vices are Si-based, with Si as the semiconductor, SiO<sub>2</sub> the ox-<br>
the change of  $\delta V$ 

$$
\delta Q_{\rm G} + \delta Q_{\rm si} = 0 \tag{38}
$$

along with the charge  $\delta Q_{\rm si}$  in Si. The condition of charge neu-

$$
\delta Q_{\rm G} + \delta Q_{\rm si} + \delta Q_{\rm it} = 0 \tag{39}
$$

Comparing Eq. (38) with Eq. (39),  $\delta Q_{si}$  for a MOS structure without interface traps is seen to be larger than with inter-**Effect of Interface Traps**<br> **Effect of Interface Traps** Interface traps are defects located at the interface between gate charge and, hence, gate voltage is required to drive a SiO<sub>2</sub> and the Si substrate. The defects can capture or emit capacitor with interface traps from accu

$$
f_{\rm{max}}
$$

$$
C_{\rm it} = \frac{-dQ_{\rm it}}{d\Phi_{\rm si}}\tag{40}
$$

where  $d\Phi_{si}$  is the infinitesimal change in Si band bending and is the capacitance per unit area due to interface traps. Simi-

$$
C_{\rm si} = \frac{-dQ_{\rm si}}{d\Phi_{\rm si}}\tag{41}
$$

#### 1  $\frac{1}{C_{\text{lf}}} = \frac{1}{C_{\text{o}}} +$ 1  $C_{\rm si} + C_{\rm it}$ (42)

$$
C_{\rm If} = \frac{(C_{\rm si} + C_{\rm it})C_{\rm o}}{C_{\rm o} + C_{\rm si} + C_{\rm it}}\tag{43}
$$

 $C_{\text{lf}}$ , has increased due to  $C_{\text{it}}$ . From Eq. (42),  $C_{\text{it}}$  can be obtained as as a set of the contract of the contract of the strong inversion, when the high-frequency capacitance

$$
C_{\rm it} = \left(\frac{1}{C_{\rm If}} - \frac{1}{C_{\rm o}}\right)^{-1} - C_{\rm si} \tag{44}
$$

The oxide capacitance is measured in accumulation.

At high frequency, interface traps do not respond to applied ac voltage and therefore do not contribute to capaci- Maximum band bending is also obtained in inversion, and tance: they only cause the C–V curves to stretch out along  $\Phi_{si} \approx \Phi_m$  is the maximum band bending in Si tance; they only cause the  $C-V$  curves to stretch out along  $\Phi_{si} \approx \Phi_m$  is the maximum band bending in Si. Using the deple-<br>the voltage axis. The phenomenon is illustrated in Fig. 11 tion approximation, the expression fo the voltage axis. The phenomenon is illustrated in Fig. 11, tion approximation which compares a hypothetical high-frequency  $C-V$  curve tion width becomes which compares a hypothetical high-frequency  $C-V$  curve with interface traps with that of a similar ideal capacitor.

At high frequency  $C_{it} = 0$ , since interface traps contribute nothing to the capacitance. The oxide and Si capacitance are therefore in series. That is,  $\qquad \qquad$  for a *p*-type Si substrate.  $N_A$  is the acceptor concentration

$$
\frac{1}{C_{\rm hf}} = \frac{1}{C_{\rm o}} + \frac{1}{C_{\rm si}}\tag{45}
$$

$$
C_{\rm hf} = \frac{C_{\rm si} C_{\rm o}}{C_{\rm o} + C_{\rm si}}\tag{46}
$$

The value of  $C<sub>hf</sub>$  corresponds to that of an ideal MOS capacitor.



**Figure 11.** A theoretical high-frequency *C*–*V* curve with interface trap stretchout compared with a theoretical *C*–*V* curve with no interface traps. The parameters  $N_{\rm D} = 10^{15}$  cm<sup>-3</sup>,  $x_{\rm o} = 1000$  Å, and  $D_{\rm it} =$  $10^{12}$  cm<sup>-2</sup> · eV<sup>-1</sup> are taken from E. H. Nicollian and J. R. Brews (13).

### *C–V* **PROFILES 475**

**Maximum–Minimum-Capacitance Technique.** The high-frequency capacitance technique involves measuring the maximum high-frequency capacitance at accumulation and the or minimum high-frequency capacitance at inversion. The technique is not influenced by interface traps, since the maximum  $C_{\text{lf}} = \frac{(C_{\text{si}} + C_{\text{it}})C_{\text{o}}}{C_{\text{o}} + C_{\text{si}} + C_{\text{it}}}$  (43) apacitance at accumulation is the oxide capacitance *C*<sub>o</sub>, and the minimum capacitance is measured at inversion, where there is no capacitance due to interface traps,  $C_{it}$ . The method Thus, the measured low-frequency capacitance per unit area, is simple and accurate and is commonly used for profiling uni-<br> $C_{\alpha}$  has increased due to  $C_{\alpha}$ . From Eq. (42)  $C_{\alpha}$  can be obtained formly doped substrate

> is minimum, the width of the depletion layer is maximum and is obtained from Eq. (37) as

$$
W_{\text{max}} = \epsilon_{\text{si}} \left( \frac{1}{C_{\text{hf}}^{(\text{min})}} - \frac{1}{C_{\text{o}}} \right)
$$
 (47)

$$
W_{\text{max}}^2 = \frac{2\epsilon_{\text{si}}\Phi_{\text{m}}}{qN_A} \tag{48}
$$

(atoms/cm3 ). The maximum band bending can be approximated as

or 
$$
\Phi_{\rm m} = 2\Phi_{\rm B} + \frac{kT}{q} \ln\left(\frac{2q\Phi_{\rm B}}{kT - 1}\right) \tag{49}
$$

where the built-in potential  $\Phi_B$  is defined as

$$
\Phi_{\rm B} = \frac{kT}{q} \ln \frac{N_{\rm A}}{n_i} \tag{50}
$$

Combining Eq. (47) with Eq. (48) and using Eq. (49) and Eq. (50), an expression for the doping concentration is obtained as

$$
\frac{N_{\rm A}}{\ln\frac{N_{\rm A}}{n_{i}} + \frac{1}{2}\ln\left(2\ln\frac{N_{\rm A}}{n_{i}} - 1\right)} = \frac{43kT\epsilon_{\rm o}^{2}}{q\epsilon_{\rm si}x_{\rm o}^{2}}\left(\frac{C_{\rm o}}{C_{\rm hf}^{\rm (min)}} - 1\right) \quad (51)
$$

where  $\epsilon_0$  is the dielectric permittivity of SiO<sub>2</sub>,  $x_0$  is the oxide thickness, and  $n_i$  is the intrinsic carrier concentration. Equation (51) can be solved by iteration, and Fig. 12 shows the plot of  $N_A$  versus  $C_{\text{hf}}(\text{min})/C_o$ , with oxide thickness as a parameter.  $N_A$  and the doping profile can be obtained from the graph if the doping is uniform.

**Simultaneous High- and Low-Frequency** *C***–***V* **Technique.** A high- and a low-frequency *C*–*V* profile of a MOS structure can be measured simultaneously to evaluate interface traps (13,18). The theoretical computation of  $C_{\rm si}$  and the evaluation of the doping profile are not required in this technique. From Eq. (45) the expression for the capacitance of the silicon substrate becomes

$$
C_{\rm si} = \left(\frac{1}{C_{\rm hf}} - \frac{1}{C_{\rm o}}\right)^{-1} \tag{52}
$$



oxide thickness as parameter, from E. H. Nicollian and J. R. Brews either at the metal–SiO<sub>2</sub> interface or inside the SiO<sub>2</sub> layer.

$$
C_{\rm it} = \left(\frac{1}{C_{\rm lf}} - \frac{1}{C_{\rm o}}\right)^{-1} - \left(\frac{1}{C_{\rm hf}} - \frac{1}{C_{\rm o}}\right)^{-1} \tag{53}
$$

$$
D_{\rm it} = \left(1 - \frac{C_{\rm hf} + \Delta C}{C_{\rm o}}\right)^{-1} \left(1 - \frac{C_{\rm hf}}{C_{\rm o}}\right)^{-1} \tag{54}
$$

where  $\Delta C = C_{\rm lf} - C_{\rm hf}$ .

### **Bulk Charge in SiO**<sub>2</sub>

Evaluation of the oxide charge is critical for the quality and reliability of electronic devices and integrated circuits. Charged impurities in  $SiO_2$  can be profiled using the  $C-V$ technique in which the flatband voltage is evaluated after the oxide layer is etched off in successive increments.

In order to obtain the charge profile in the oxide layer the charge density and oxide thickness must be obtained each time a layer of oxide is removed, usually by etching. The oxide thickness  $x_0$  is calculated from the slope of the curve of  $(C_{\scriptscriptstyle{\text{0}}} / C_{\scriptscriptstyle{\text{hf}}})^{\scriptscriptstyle{2}}$  versus  $V_{\scriptscriptstyle{\text{G}}}$ , the gate voltage, and this can be expressed as

$$
x_{o} = \left(\frac{2\epsilon_{o}^{2}}{q\epsilon_{si}}\right)^{1/2} (nN)^{-1/2} = 1.17 \times 10^{3} (mN)^{-1/2}
$$
 (55)

where *m* is the slope of the linear portion of the curve and *N* is the doping concentration in silicon.

The volume charge density in oxide layer is then obtained by measuring the flatband voltage as a function of depth. The incremental etchoff procedure is good only for uniformly distributed or slowly varying oxide charges. With this technique, it was discovered that oxide fixed charge and interface traps are within about 20 nm of the silicon surface (19,20).

Figure 13 is a schematic representation of the types of charge inside  $SiO_2$  and at the  $SiO_2-Si$  interface. The interface trap charge,  $Q_{it}$ , is located at the interface between Si and the nonstoichiometric region of SiO<sub>2</sub>, hereafter called SiO<sub>x</sub>. Aside from the interface traps, there are three other main bulk oxide charges inside the  $SiO<sub>2</sub>$  layer. The first is the oxide fixed charge  $Q<sub>f</sub>$ , which is the charge that is left after the interface trap charge has been removed, usually by annealing. This charge is within about 20 nm (200 Å) of the  $Si-SiO<sub>2</sub>$  interface. The second is the oxide trapped charge,  $Q_t$ , usually found at the metal– $SiO<sub>2</sub>$  or  $Si-SiO<sub>2</sub>$  interface or uniformly distributed inside the  $SiO<sub>2</sub>$ . The oxide trapped charge is caused by a variety of factors, including ionizing irradiation, injection of hot electrons and holes by plasma, and injection of charges by 0.3 0.4 0.5 0.6 0.7 electrons and holes by plasma, and injection of charges by  $C_{\text{hf}}$  (min)/ $C_0$  **C**<sub>hf</sub> (min)/ $C_0$ ionic charge *Q*m, caused by contamination with ionized alkali **Figure 12.** Acceptor doping concentration  $N_A$  versus  $C_{\text{bf}}(\text{min})/C_{\text{a}}$  with metals such as sodium or potassium. This charge is located (13). The charge is mobile and drifts around inside the oxide layer.

**The Flatband Voltage.** The flatband voltage is determined Substituting  $C_{si}$  in Eq. (44), the expression for the value of by comparing the high-frequency  $C-V$  profile of an MOS ca-<br> $C_{it}$  measured at low frequency is obtained as pacitor with the theoretical  $C-V$  profile of an i The ideal theoretical profile is for a MOS capacitor with neither oxide charges nor work function difference. The oxide  $C_{\text{it}} = \left(\frac{1}{\Omega} - \frac{1}{\Omega}\right) - \left(\frac{1}{\Omega} - \frac{1}{\Omega}\right)$  (53) thickness and doping profile are assumed to be the same for the experimental and for the ideal capacitor. The two curves Thus,  $C_{\text{it}}$  can be evaluated directly from the  $C-V$  curve.<br>The interface trap density,  $D_{\text{it}}$ , can also be obtained from<br>the value of capacitance at low and high frequencies through<br>the experimental profile contain



**Figure 13.** Schematics of charge distribution in a metal– $SiO<sub>2</sub>$ – $Si$ structure.  $Q_{it}$  = interface trap charge,  $Q_f$  = oxide fixed charge,  $Q_t$  = oxide trapped charge, and  $Q_m$  = mobile ionic charge.



 $^{\rm 3}$ , and oxide layer capacitance is  $2.84 \times 10^{-8}$  F/cm<sup>2</sup> and J. R. Brews  $(13)$ .

$$
V_{\rm FB} = \Phi_{\rm ms} - \frac{x_0 Q_0}{\epsilon_0} \tag{56}
$$

$$
V_{\rm FB} = \Phi_{\rm ms} - \frac{Q_{\rm o}}{C_{\rm o}} \eqno{(57)}
$$

 $V_{FB} - \Phi_{\text{ms}}$  along the voltage axis in the presence of  $Q_0$  from an  $W$  which the capacitance in inversion saturates  $(2 - 1 \text{ kHz})$ , actived  $C-V$  curve. The shift is illustrated with in Fig. 14 with the capacitance in i

At both low and high frequencies majority carriers respond Wide band-gap semiconductor materials including aluminum instantaneously to applied ac voltages. In MOS structures, nitride (AlN,  $E_g = 6.2$  eV), gallium nitride (GaN,  $E_g = 3.2$  eV), *C*–*V* characteristics in accumulation and depletion results and silicon carbide (SiC,  $E_{g} = 3.0 \text{ eV}$ ) are generally recognized from the flow of majority carriers in and out of the depletion for high-temperature and high-power devices capable of bluelayer in response to the applied ac voltage. The response will light emission. Emphasis on these semiconductor materials only arise if the period of the applied voltage is longer than has been on discrete devices, and efforts to obtain integration the dielectric relaxation time of silicon,  $\tau_{D}$ . That is,  $1/w \ge \tau_{D}$ , of common devices on a common substrate, as it is generally

### *C–V* **PROFILES 477**

where  $w$  is the angular frequency of the applied ac voltage. When there is complete ionization of the dopant atoms  $(N_D =$ *n* or  $N_A = p$ ), the majority carrier response time  $\tau_{mj}$  becomes equal to  $\tau_{\text{D}}$ . For Si  $\tau_{\text{m}}$  is obtained as

$$
\tau_{\rm mj} = \frac{\epsilon_{\rm si}}{q \mu p} \tag{58}
$$

or

$$
\tau_{\rm mj} = \frac{\epsilon_{\rm si}}{a} \tag{59}
$$

for a *p*-type silicon substrate, where  $\mu$  is the carrier mobility **Figure 14.** Capacitance as a function of bias measured at 300 K with<br>frequency as parameter. Sample is *n*-type, oriented in the [100] direction. Gate diameter is 370  $\mu$ m, donor density is  $1.2 \times 10^{16}$  cm<sup>-3</sup>, and  $\$ last quantity is the same as the dielectric relaxation time in Si.

#### **Minority Carrier Response Time**

For thermally grown oxides, the oxide charge  $Q_o$ , which is<br>the sum of  $Q_f$ ,  $Q_t$ , and  $Q_m$ , can be calculated from the mea-<br>sured flatband voltage  $V_{FB}$  and the difference in work function<br>between the metal and silicon, in this subsection.

*The minority carrier response time in silicon at room tem*perature (300 K) is long, typically 0.01 s to 1 s in strong inver-That is, That is, this reason, minority carriers lag behind small changes in the applied ac voltage, and the capacitance in inversion is therefore frequency-dependent. The observation is *illustrated in Fig. 15, which shows the dependence of capaci*tance on frequency as the applied voltage varies. It can be where  $C_0 = \epsilon_0/x_0$  is the capacitance per unit area of the oxide<br>layer.<br>Equation (57) shows that the capacitance-voltage curve of<br>a MOS capacitor, measured at high frequency, is shifted by<br> $V_{FB} - \Phi_{ms}$  along the voltage

# **RESPONSE TIME** *<sup>C</sup>***–***<sup>V</sup>* **PROFILING ON WIDE BAND-GAP SEMICONDUCTOR SUBSTRATES Majority Carrier Response Time**

### **478 CYBERNETICS**





**Figure 15.** Determination of flatband voltage from high-frequency VLSI, Proc. IEEE, **76**: 1280–1326, 1988.<br>C–V curves. The curves are on (a) p-type Si and (b) n-type Si. The MOS Devices, Reading, MA: Addison-Wesley, 1987.

of these materials have made it difficult to fabricate the basic devices. Other device-related difficulties in wide band-gap JOHNSON O. OLOWOLAFE materials include (a) obtaining a Schottky diode on *n*-type University of Delaware material because it is required that the work function of the metal be less than that of the semiconductor, (b) obtaining ohmic contact on *p*-type material, since the work function of **CYBERCASTING.** See BROADCASTING VIA INTERNET. the metal has to be greater than that of the semiconductor, (c) obtaining defect-free epitaxial layers, and (d) growing pure and defect-free oxides of the materials (22). Some of these difficulties are currently being solved by improved doping and growing techniques.

### **BIBLIOGRAPHY**

- 1. A. S. Grove, *Physics and Technology of Semiconductor Devices,* New York: Wiley, 1967.
- 2. J. W. Mayer and S. S. Lau, *Electronic Materials Science: For integrated circuits in Si and GaAs,* New York: Macmillan, 1990.
- 3. J. W. Mayer, L. Erikson, and J. A. Davies, *Ion Implantation in Semiconductors,* New York: Academic Press, 1970.
- 4. S. K. Ghandi, *VLSI Fabrication Principles,* 2nd ed., New York: Wiley, 1994.
- 5. R. E. Hummel, *Electronic Properties of Materials,* 2nd ed., Berlin: Springer-Verlag, 1993.
- 6. D. A. Neamen, *Semiconductor Physics and Devices: Basic Principles,* Homewood, IL: Irwin, 1992.
- 7. G. W. Neudeck, *Modular Series on Solid State Devices: Vol. II. The pn Junction Diode,* Reading, MA: Addison-Wesley, 1983.
- 8. S. S. Li, *Semiconductor Physical Electronics,* New York: Plenum, 1993.
- 9. R. F. Pierret, *Semiconductor Device Fundamentals,* Reading, MA: Addison-Wesley, 1996.
- 10. S. Wang, *Fundamentals of Semiconductor Theory and Device Physics,* Englewood Cliffs, NJ: Prentice-Hall, 1989.
- 11. B. G. Streetman, *Solid State Electronic Devices,* 4th ed., Englewood Cliffs, NJ: Prentice-Hall, 1995.
- 12. S. M. Sze, *Physics of Semiconductor Devices,* 2nd ed., New York: Wiley, 1981.
- 13. E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology,* New York: Wiley, 1982.
- 14. P. Richman, *MOS Field-Effect Transistors and Integrated Circuits,* New York: Wiley, 1973.
- 15. D. R. Frankl, *Electrical Properties of Semiconductor Surfaces,* New York: Pergamon, 1967.
- 16. E. A. Chowdhury et al., Thermally oxidized AlN thin films for device applications, *Appl. Phys. Lett.,* **70**: 2732–2734, 1997.
- 17. J. Kolodzey et al., The effects of oxidation temperature on the capacitance–voltage charactereistics of oxidized AlN films on Si, *Appl. Phys. Lett.,* 3802–3804, 1997.
- 18. R. F. Pierret, *Field Effect Devices,* Reading, MA: Addison-Wesley, 1990.
- 19. C. T. Sah, Evolution of the MOS transistor—from conception to
- 
- 
- 22. Robert F. Davis et al., in F. A. Ponce, R. D. Dupuis, S. Nakamura, done in microelectronic chips, would require the fabrication and J. A. Edmond (eds.), Issues and examples regarding growth of  $n-n$  iunctions. Schottky diodes and MOS (MIS) structures of ALN, GaN and Al, Ga<sub>1</sub>, N, thin fil of  $p$ –n junctions, Schottky diodes, and MOS (MIS) structures.  $\qquad$  of ALN, GaN and Al<sub>x</sub>Ga<sub>1-x</sub>N thin films via OMVPE and gas source So far, problems associated with the growth and processing MBE, Materials Res. Soc. Symp., 395: 3-13, 1995.