276 GATE DIELECTRICS

GATE DIELECTRICS

The thermal oxidation process associated with semiconductor technology has been used primarily in conjunction with silicon. Attempts to oxidize germanium and compound semiconductors thermally have been generally unsuccessful, except by employing a field-assisted process such as anodizing. Silicon (Si) semiconductor technology has depended heavily on

Spitzer (2), and other workers at Bell Laboratories led in 1960 the diffusing water species. On the other hand, very little exto the planar process [Hoerni (3)] and the metal-oxide– change takes place between oxygen and the oxide network. semiconductor (MOS) transistor [Kahng and Atalla (4)]—two The following general oxidation relationship has been devery significant developments. rived by Deal and Grove (5,6):

The pervasiveness of silicon-based semiconductors in electronic systems is a result of the unique ability of single-crystal silicon to grow thermally an amorphous stoichiometric oxide with an interface (transition zone) only a few atomic also written in the form layers wide. Metal-oxide–silicon field-effect transistors (MOS-FETs) are used in circuits ranging from memories to microprocessors to custom logic circuits for diverse functions such as echo cancellation, voice recognition, data encryption, and where x_o is the oxide thickness, t is the oxidation time, and high-definition television. Indeed, the power of silicon circuits A, B, τ , and x_i are the constants as defined below: is limited only by their size or the level of integration.

A major hurdle to achieving ultralarge/gigascale-integration (ULSI/GSI, more than 50 million transistors on one chip) has been the inability of the process technologist to grow ultrathin oxides with low defect densities and atomically sharp τ interfaces. Combined with shallow junctions and fine-line geometry, such high-quality ultrathin oxides will make scaled-
down devices possible for integration into ULSI/GSI circuits
oxidation and here the rate constants at the Si/SiO and gas

special emphasis on the $Si/SiO₂$ interface properties. The evo-
lution of thin gate oxide process is reviewed as the industry $\tau_{\text{wro limiting forms}}$ m to 0.18 μ m technology. The impact of light tion times, that is, $t \geq$, nitrogen incorporation and stacking for scaled gate oxides are also discussed. A summary and a discussion of future trends x^2 are presented in the last section.

Silicon dioxide (SiO₂) has the unique ability to passivate the *Si* surface (Si \rightarrow SiO₂, $\Delta F = 200$ kcal/mol) where ΔF is free energy of formation. Thermal oxidation provides the best pasenergy of formation. Thermal oxidation provides the best passivation characteristics for silicon devices (number of surface where B/A is the linear rate constant.

electronic states) compared with any other deposition te 600° and 1250° C to form silicon dioxide. The oxidation reac-

$$
\mathrm{Si} + \mathrm{O_2} \rightarrow \mathrm{SiO_2}
$$

$$
\mathrm{Si} + 2\mathrm{H_2O} \rightarrow \mathrm{SiO_2} + 2\mathrm{H_2}
$$

interface rate constants *^h* and *^k*. Special marker experiments have demonstrated that oxidation proceeds by the diffusion of either an oxygen or water **Proposed Models for Thin Dry Oxidation** species through the oxide already formed, which then reacts the density and molecular weights of silicon and amorphous the initial deviation from the linear-parabolic expression. silicon dioxide, it can be shown that for every thickness x_o of oxide formed, $0.45x_o$ of silicon is consumed. The exact nature **Structural Effects (9,10).** The oxide structural effects cateand charge of the diffusing oxidation species $(O_2, O, O_2, O^-,$ H_2O , H_3O^+ , OH^- , etc.) have not yet been identified. It is these mechanisms are feasible, the difficulty in observing and

the thermal oxidation process since the 1950s. Investigations known, however, that for steam oxidation, considerable exby Atalla, Tannenbaum, and Scheibner (1), Liginza and change occurs between the already formed silicon dioxide and

$$
x_0^2 + Ax_0 = B(t + \tau)
$$
 (1a)

$$
(x_0^2 - x_1^2)/B + (x_0 - x_1)/A = t
$$
 (1b)

$$
A = 2D_{\text{eff}}(1/k + 1/h) \tag{2}
$$

$$
B = 2D_{\text{eff}}C^*/N_1\tag{3}
$$

$$
z = (x_0^2 + Ax_1)/B \tag{4}
$$

down devices possible for integration into ULSI/GSI circuits
through multilevel interconnects.
In this article, we describe the oxidation process with pres-
ent-day knowledge of kinetics and mechanisms of growth with
the the oxide unit volume, and x_i is the initial oxide thickness at

> Two limiting forms of Eq. (1) can be noted. At long oxidation times, that is, $t \ge A^2/4B$ and $t \ge \tau$,

$$
c_o^2 = Bt \tag{5}
$$

This equation represents a parabolic oxidation, and *B* is the **SILICON THERMAL OXIDATION MECHANISM AND KINETICS** parabolic rate constant. For short oxidation time, $t \ll A^2/4B$, the linear oxidation expression is obtained:

$$
x_{o} = B/A(t + \tau) \tag{6}
$$

C to form silicon dioxide. The oxidation reac-
 600° and 1250° C to form silicon dioxide. The oxidation reactions:
tion may be represented by the following two reactions:
pressure. On the other hand, at low temper oxides, where the linear rate constant predominates, the oxidation is also sensitive to oxidant solubility in the oxide (and ambient pressure) but depends on those factors affecting the

with the silicon at the Si/SiO₂ interface. As oxidation contin-
Space Charge/Electrical Effects (6–8). Electrochemical [Deal ues, the interface moves into the silicon and a new, clean sili- and Grove (6)], oxygen vacancy [Hu (7)], and positive oxide con surface is produced. As a result, the original silicon sur- charge [Schafer and Lyon (8)] fall into the space charge/elecface states (unsatisfied bonds) and contamination are trical effects classification. A number of observed effects iniconsumed and optimized device passivation is achieved. From tially made this type of mechanism attractive for explaining

gory includes micropores (9) and blocking layer models. While

278 GATE DIELECTRICS

identifying them from other defects and impurities makes it difficult to support this concept.

Stress Effects (10). Many investigators have provided evidence that stress effects in thermally oxidized silicon can play an important role in the kinetics of silicon thermal oxidation—especially in the early stage. This phenomenon is also undoubtedly related to the break observed in the activation energy plot of the parabolic rate constant at about 950° C.

Silicon Surface and Substrate Effects (11,12). Some very interesting observations have been reported regarding effects of preoxidation cleaning treatments on dry O_2 oxidation kinetics. Likewise, other possible contributors to kinetic deviation due to dissolved oxygen or silicon structure have been proposed. While these models are somewhat speculative, there is little question that the nature of the silicon itself is extremely important and can have considerable effect on subsequent oxidation processes.

Parallel Oxidation Processes (13). An oxidation process that initially incorporates two separate but parallel reactions has been proposed to account for the so-called "rapid" oxidation
oxidation Figure 1. (a) SiO_4 structural unit of most forms of SiO_2 showing tet-
observed for the 0 nm to 30 nm range of silicon oxidation in rahedral coordi dry O_2 . This model used a modified linear-parabolic growth λ law and takes the form of SiO₂.

$$
dx_{\rm o}/dt = B_1/(2x_{\rm o}+A_1)+B_2/(2x_{\rm o}+A_2) \eqno(7)
$$

stants in Eq. (1) for processes 1 and 2. Initially, for very thin low-lying unfilled 3*d* electronic levels. These levels are avail-
oxides, one of the two parallel processes controls the oxidation able for bonding to the oxides, one of the two parallel processes controls the oxidation able for bonding to the otherwise nonbonding *p* orbital of the process. It may be based on a parabolic mechanism. Fairly oxygen (or fluorine, etc.). The Si–O–Si bond angles observed
rapidly, the second parallel process "takes over" and the ki- in the various forms of SiO₂ are also i rapidly, the second parallel process "takes over" and the ki- in the various forms of $SiO₂$ are also netics are in the linear regime of the linear-parabolic ex- cated nature of the bonding in $SiO₂$. netics are in the linear regime of the linear-parabolic expression. In addition to the oxygen *s* interaction and the silicon 3*d*

possible that the parallel model may be related to several of building block for Si–
the other proposed mechanisms. the other proposed mechanisms.

The basic bonding unit for all allotropic forms of SiO_2 except
stishovite is the SiO_2 tetrahedral shown in Fig. 1(a). Each sili-
One important constraint placed on the idealized models of con is surrounded by four oxygen atoms in a tetrahedral geometry with the silicon–oxygen distance ranging from 0.152 nm to 0.169 nm; the O–Si–O bond angle is the tetrahedral angle 109.18°. The bonding configuration around the oxygen is illustrated in Fig. 1(b). Each oxygen is bonded to two silicon atoms with the bond angle varying from 120° to 180° .

The basic properties of silicon indicate that the formation of bonds in $SiO₂$ should be based on the silicon $sp³$ hybrid orbital. Even though this is certainly a good starting point, the bonding is definitely more complicated. This was noted early by Pauling in deriving the atomic radii of the elements. Using Pauling's atomic radii, the nearest-neighbor distance is the simple sum of the radii of the constituents. For SiO_2 the **Figure 2.** Si_2O_7 structural unit of SiO_2 with the angle between the sum of the covalent radii is 0.183 nm compared with the 0.162 two corner-sharing tetrahedra shown as a variable.

 \degree to 180 \degree , depending on the form

nm actually observed in the more common forms. This is where B_1 , B_2 and A_1 , A_2 are the respective values of the con-
stants in Eq. (1) for processes 1 and 2. Initially, for very thin low-lying unfilled 3*d* electronic levels. These levels are avail-

It has been observed that such a parallel growth law satis-
 α oxygen $p\pi$ bonding contribution, the additional non-nearestfies dry O_2 oxidation data over a wide range of thicknesses neighbor repulsive interactions due to the partial ionic char-
and temperatures. Han and Helms (13) have proposed that acter of SiO₂ are probably responsibl and temperatures. Han and Helms (13) have proposed that acter of $SiO₂$ are probably responsible for these effects. The the second parallel reaction contribution to the oxidation ki- importance of non-nearest-neighbo the second parallel reaction contribution to the oxidation ki- importance of non-nearest-neighbor interactions becomes ob-
netics in the thin region may be a diffusion reaction of a spe-
vious if we look at the distances b netics in the thin region may be a diffusion reaction of a spe-
ciss such as atomic oxygen or an oxygen vacancy. It is also atoms in the various forms of SiO₂. Figure 2 shows an Si₂O₇ cies such as atomic oxygen or an oxygen vacancy. It is also atoms in the various forms of SiO₂. Figure 2 shows an Si₂O₇ possible that the parallel model may be related to several of building block for SiO₂ for whi

Review of SiO Intrinsic Defects in These Structures: ² Structure and Chemistry (14,15)

stishovite is the SiO₄ tetrahedral shown in Fig. 1(a). Each sili-
constraint placed on the idealized models of
constraint placed on the idealized models of
constraint placed in practice is that
constraint is never achie

Figure 3. Examples of the possible structure of broken-bond defects at the Si/SiO₂ interface.

there be no broken bonds or impurities present in the interface region. It is difficult to separate these two effects in actual device structures since broken bonds at the interface almost certainly attract impurities, especially hydrogen.

Of all the defects postulated to occur, only one has been experimentally verified: the silicon center bonded to three other silicon atoms. This center was first observed by Poindexter and co-workers using electron spin resonance (ESR) (16). They found that thermally oxidized silicon exhibited an ESR signal previously designated as the P_b center, which is also observed in damaged silicon and is undoubtedly due to the unpaired spin of a silicon dangling bond but with the atom otherwise bonded to other silicon atoms (see Figs. 3 and 4). By successive etches of the $SiO₂$, they demonstrated that this center was located near the $Si/SiO₂$ interface and found concentrations up to 2×10^{12} /cm².

Oxide Charges

Fixed Oxide Charge Q. As indicated in Fig. 5, the fixed ox-
ide charge is positive and located in the oxide very close to
the E' center in SiO_2 . (b) Related defect at the Si/SiO_2 interface
the Si/SiO_2 interface (1 defects (ionized silicon) in the $SiO₂$ lattice and directly dependent on conditions of oxidation. For instance, its density, which ranges from $10^{10}/\text{cm}^2$ to $10^{12}/\text{cm}^2$, depends on oxidation ambient and temperature, anneal and cooling conditions, and silicon orientation. Its density normally does not vary with surface potential, which distinguishes it from interface trapped charge—hence the name fixed oxide charge.

An important Q_f process relationship is that the density of Q_f for either steam or dry $O₂$ oxidation increases with decreasing temperature (18). However, a subsequent anneal in an inert ambient such as argon will decrease the density of Q_f to a minimum equilibrium value. Another important property of fixed oxide charge is that its effective density can be increased by the application of high negative fields to field plates of an MOS structure at moderate temperatures $(100^{\circ}$ to 400° C). This increase is proportional to the applied field as well as the initial Q_f . The interface trapped charge density also increases as a result of negative field application. Such an effect **Figure 5.** Names and location of charges associated near the silicon– can lead to instabilities in *p*-channel MOS devices. SiO₂ interface.

280 GATE DIELECTRICS

ily due to the positive alkali-metal ions, Li^+ , Na^+ , K^+ , and also groups, transition metals, and alkali-metal ions. Due to the possibly H^+ . In addition, it is possible to observe charge ef- nature of the treatments preceding thermal oxidation, which fects due to the larger negative ions such as F_o , Cl⁻, and also often involve an HF dip resulting in a hydrophobic surface, $Cs⁺$, Au⁺. These latter ions normally do not migrate at typical the role of fluorine in the chemistry of silicon surface during device temperatures, however, and will not lead to instabili- oxidation should be also considered. ties. Likewise, their presence is more difficult to detect. The All the above contaminants are enclosed within the native field-induced ''drift'' of the alkali-metal ions is the leading oxide and near-surface region of silicon. Beside these atomic cause of instabilities in MOS devices and the rate of drift is scale contaminants, the particles of various sizes and compo-

origin to the fixed oxide charge, both charges arise from the force of this adhesion exceeds gravitational force by factors
formation of partially ionized silicon species during the ther- greater than 100. Clearly, even th formation of partially ionized silicon species during the ther-
mal oxide failure, usually observed by low-field
mal oxide failure, usually observed by low-field mal oxidation process. The main difference is that Q_{it} may be eventually lead to oxide failure, usually observed by low-field charged or discharged as a function of surface potential breakdown. Therefore, protection of charged or discharged as a function of surface potential, breakdown. Therefore, protection of the silicon surface before while Q_{ϵ} is not in electrical communication with the silicon oxidation against particles is a n while Q_f is not in electrical communication with the silicon oxidation against particles is a necessity. The role of the fea-
and remains charged. Interface tranned charge does have tures of the silicon surface subseque and remains charged. Interface trapped charge does have tures of the silicon surface subsequently subjected to thermal
many of the same process dependencies as Q_e such as oxida- oxidation cannot be generalized as it wil many of the same process dependencies as Q_f , such as oxida-
tion cannot be generalized as it will depend on the re-
tion temperature silicon orientation and annealing condi-
sponse of each of them to the heat treatment tion temperature, silicon orientation, and annealing condi-
tions One significant difference between the two charges surface penetration by the growing oxide. Typically, each can tions. One significant difference between the two charges, surface penetration by the growing oxide. Typically, each can
however is that interface trans can be complexed at low tem. have a measurable effect on either the o however, is that interface traps can be complexed at low tem-
necessarious measurable effect on either the oxide growth kinetics of an existence or both.
negatives $(300^{\circ}$ to 500° C) with an active hydrogen species peratures (300° to 500°C) with an active hydrogen species and or properties of an oxide and $Si/SiO₂$ interface, or both. thus their effective density is reduced significantly. As-oxi-
dized Q_{μ} , (D_{ν}) densities are normally in the $10^{12}/\text{cm}^2$ range. late and chemical impurities from the semiconductor surface dized $Q_{\rm it}$ ($D_{\rm it}$) densities are normally in the $10^{12}/\text{cm}^2$ range, late and chemical impurities from the semiconductor surface while after a 400°C forming gas anneal their values drop to without damaging or de while after a 400 \degree C forming gas anneal their values drop to without damaging or deleteriously altering the substrate surbelow $10^{10}/\text{cm}^2$.

Oxide Trapped Charge Q_{at} . The fourth type of oxide charge ment is available for implementing the various processes for
is due to the presence or generation of trapped holes or elec-
trons in the oxide. Generally the

The crystal lattice at the surface is disrupted compared to the bulk silicon substrate. The degree of lattice strain and roughness varies substantially. Due to the very high affinity of silicon for oxygen, the silicon surface in a normal ambient in terms of pressure, temperature, and composition is always The purpose of the first step, known as Standard Clean 1 or oxidized to form an oxide 5 \AA to 15 \AA thick. The chemical SC-1, is to oxidize surface organic films and remove some content of the native, spontaneously grown oxide is difficult metal ions. The second step, known as Standard Clean 2 or to determine as it varies significantly depending on the treat- SC-2, is to remove alkali-metal cations and other cations like ments given to the surface, ambient conditions, and methods Al^{3+} , Fe^{3+} , and Mg^{2+} . The solutions were mixed typically in of wafer handling. In general, it is nonuniform across the the ratio $1:1:5$. depth of the film and in average does not reach the $SiO₂$ stoi-Much attention has been given to the wafer-cleaning prochiometry. Besides Si–O bonds and unoxidized silicon, the cess, but the drying of the clean wafers is equally critical. In native oxide also includes Si–H and Si–OH groups (19). To fact, wafer drying may be the most important step for ensurcomplicate the situation even further, the vulnerability of the ing that a cleaning process is successful in eliminating consilicon surface to either physically or chemically absorbed tamination. The drying process must remove water from the contaminants accounts for one more destabilizing factor with surface before it can evaporate and leave residue behind. a potentially profound impact on the subsequently grown ox- There are three basic drying mechanisms: physical separation ide. Again, the nature and content of contaminants are to a as in centrifugal drying, solvent displacement of deionized great extent controlled by the process conditions and wafer (DI) water followed by solvent removal as in vapor drying, handling prior to oxidation. The common contaminants of and evaporation as in hot-water drying techniques.

Mobile Ionic Charge *Q***m.** The mobile ionic charge is primar- concern are organic compounds, such as hydrocarbon Si–CH

inversely proportional to ion size $(L_i^+ > Na^+ > K^+)$. sition are encountered even in the cleanest oxide fabrication environment. The submicron-size particle, once allowed to **Interface Trapped Charge** Q_{ii} **,** D_{ii} **.** Closely related in physical contact the surface, is very difficult to remove since the total \sin to the fixed oxide charge, both charges arise from the force of this adhesion ex

> . face. Dry-physical, wet-chemical, and vapor-phase methods can be used to achieve these objectives. An array of equip-

Condition of the Silicon Surface Before Oxidation The original RCA cleaning (20) consisted of two cleaning solutions:

NH₄OH(29w/w%)+H₂O₂ (30%)+deionized H₂O at 70°to 80°C HCl (37 w/w%) + $\rm H_2O_2$ (30%) + deionized $\rm H_2O$ at 75° to 80° C

The most widely used wafer-cleaning methods in very The major new development in oxidation equipment is verlarge scale integration (VLSI) and ULSI silicon circuit fabri- tical diffusion furnaces, which have the processing tube in the cation are still, after 25 years, the hydrogen peroxide–based vertical position. The wafers can be loaded from either the top wet-chemical processes. High-purity reagents are now avail- or bottom, depending on the system, and are horizontal durable, such as aluminum-free H_2O_2 , that have led to improved ing oxidation, facing either up or down. In certain systems performance results. However, the concentration of ammo- the wafers can be rotated to provide bet performance results. However, the concentration of ammo- the wafers can be rotated to provide better uniformity. The nium hydroxide in the original RCA SC-1 solution $(5 \cdot 1 \cdot 1$ claim of these systems is that they provid nium hydroxide in the original RCA SC-1 solution $(5:1:1$ claim of these systems is that they provide excellent thickness
H₀O-H₀O_n-NH₀OH) has been reduced by at least fourfold to uniformity and low particle densit $H_2O-H_2O_2-NH_4OH$) has been reduced by at least fourfold to avoid microroughening of the silicon surface by nonuniform uniformity range from $\pm 0.25^{\circ}$ to $\pm 1.0^{\circ}$ C along the flat zone microetching resulting in improved gate oxide integrity and with oxide uniformity in the microetching, resulting in improved gate oxide integrity and with oxide uniformity in the $\pm 1\%$ range. In some systems the increased vields of MOS capacitors. It is also advisable not to heating element can be moved re increased yields of MOS capacitors. It is also advisable not to heating element can be moved relative to the wafers, allowing
exceed 70°C for 10 min of the RCA SC-1 or SC-2 wafer clean. rapid cool down. Wafers in the verti exceed 70°C for 10 min of the RCA SC-1 or SC-2 wafer clean- rapid cool down. Wafers in the vertical systems are usually ing treatment. Removal of the native or chemical oxide film supported at three or four points or fully supported around
hefore and after SC-1 and SC-2 treatments by optimized etch. most of the periphery. before and after SC-1 and SC-2 treatments by optimized etching with dilute (1 : 50 to 1 : 100) ultrapure HF solution can be **Oxidation Process Description** beneficial. Remarkable results have also been achieved by wet-chemical cleaning of silicon wafers with aqueous solu- After the conventional preoxidation cleaning described in the tions of chlorine–H₂O₂–surfactant, H₂O–HF–HCl, and H₂O– preceding section oxidation is usually done in a four-zone re-H2O2–HF. New techniques of wafer drying have been devised sistance heated furnace (vertical or horizontal) that utilizes a of which isopropyl alcohol vapor drying after cold DI water quartz or SiC tube. Temperature and gas-flow ratio controls megasonic rinsing is one. \blacksquare and sequencing for predetermined time intervals are done au-

niques for producing ultrapure silicon wafers will persist for at least several more years, the trend is toward a shift from length of 150 cm during oxidation $(800^{\circ}$ to 950° C). Figure 6
liquid to gaseous reactants for several reasons. Bemoval of shows schematically a general liquid to gaseous reactants for several reasons. Removal of shows schematically a generalized thermal schedule and gas oxide layers by HF vapor-phase etching is now well established flow sequence for SiO_2 growth. This s oxide layers by HF vapor-phase etching is now well estab- flow sequence f lished, and the elimination of organic contaminants by UV or six stages (21): ozone has been amply demonstrated. Processes for removing
trace metals by vapor-phase analogs of SC-1 and SC-2 treat-
ments are being pursued vigorously.
to $T_{\text{250\%} \text{C}}$ in 1% to 10% O diluted N embiort

Thermal oxidation of silicon is normally carried out in a fused
quartz tube in a resistance-heated furnace. The silicon wafers
are placed vertically in slots in a flat quartz "boat," most pres-
ent-day furnaces accommodat O_2 oxidation, high-purity oxygen from a liquid source is trans-
ported into the furnace tube through suitable regulators,
values trans-
ported into the furnace tube through suitable regulators,
 O_2 , 25% to 100%; Cl, valves, traps, filters, and flow meters. For a number of years, water or steam oxidation was carried out by bubbling O_2 or N_2 through a flask of deionized water maintained at a particu-
 lar temperature. Thus, a specified vapor pressure of water

Atmospheric oxide growth, the most commonly used tech-
nique, is typically carried out in a horizontal diffusion tube, (22,23). During ramp-up to T_{α} there used to be a overshoot of although vertical diffusion furnaces are being used more frequently. In the case of the horizontal furnace, the wafers are held vertically in a slotted paddle (boat), which is normally oxidation anneal at T_{ox} (15 min to 30 min) minimizes local loaded using cassette-to-cassette equipment. Typical oxida-variation in the strain field near the tion temperatures range from 700° to 1150° held to within $\pm 1^{\circ}$ C to ensure uniformity. In a standard procedure the wafers are chemically cleaned, dried, loaded onto the following: the paddle, and automatically inserted into the 700° to 900° C furnace, which is then ramped up to oxidation temperature. 1. The concentration of mobile ions Ramping is used to prevent wafer warpage. Following oxida-
2. Oxidation-induced stacking faults in the underlying Si tion, the furnace is ramped down and the wafers are removed. 3. Oxide defects

 \degree to $\pm 1.0\degree$ C along the flat zone

While the use of advanced wet-chemical cleaning tech- tomatically by the furnace microprocessor. The temperature within the flat zone are maintained within $\pm 0.2^{\circ}$ C over a $^{\circ}$ to 950 $^{\circ}$ C). Figure 6

- ments are being pursued vigorously.
to 750°C in 1% to 10% O₂ diluted N₂ ambient
- 2. Ramp-up to oxidation temperature T_{ox} (typically 5° to 10° C/min for a conventional furnace and 50° to 100° OXIDATION TECHNIQUES AND SYSTEMS
min for a fast-ramp furnace) in 1% to 10% O₂ diluted
	- at T_{ox} (800° to 950°C)
	-
	-
	- $\frac{1}{2}$ or 6. Ramp-down in N₂ (2^o to 3.5^oC/min for a conventional C/min for a fast-ramp furnace) to 600° to 750° C

could be provided in the oxidizing ambient. More recently,
however, pyrogenic systems have been employed that permit
 H_2 to react with O_2 at the inlet end of the oxidation tube, thus
providing water vapor of much hig 3° to 4° C; however, using a model-based temperature controlalthough vertical diffusion furnaces are being used more fre-
quently. In the case of the horizontal furnace, the wafers are ler this overshoot can be reduced to less than 0.5°C. This prevariation in the strain field near the silicon surface during the initial stages of $SiO₂$ growth. The addition of Cl⁻-bearing species in the reactant gas phase during oxidation reduces

-
-
-

Figure 6. A typical gate oxide process in an atmospheric furnace. The solid line indicates the temperature cycle.

Modern clean rooms have minimum mobile ion contamination **Grow–Deposit–Grow Stacked Oxide (26)**

proved reliability, robustness to ULSI processing, and resis-
tance to boron diffusion from poly-Si in p-gate metal oxide-
semiconductor (PMOS) devices. In particular, much attention
has been paid to oxynitridation proces $(800^{\circ}$ to 900 $^{\circ}$ C) furnace oxidation is attractive for its process simplicity and in generating gate oxide with superior breakdown, wear-out, endurance, and hot-carrier resistance charac-
teristics without compromising on charge-trapping behavior
(22.24). This N₂O/O₂ oxidation is appealing since nitrogen in-
layer and surface state generatio (22,24). This N₂O/O₂ oxidation is appealing since nitrogen in-
corporation is minimized when the de-
corporation in SiO₂ is simply a perturbation to conventional
gate oxide (GOX) process. Furthermore, N₂O/O₂ oxi tion. This results in a better GOX thickness uniformity and that reduces effective defect density (*D_o*) and acts as a stress-
easy implementation for manufacturing.

The postoxidation anneal at T_{α} in N₂ ambient is to control ited by low-pressure chemical vapor deposition (LPCVD) fixed charge (Q_t) and breakdown field distribution within methods from oxidation of silane (SiH) wi fixed charge (Q_f) and breakdown field distribution within methods from oxidation of silane (SiH₄) with oxygen or ni-
SiO₂. For many new low-thermal-budget oxidation process trous oxide (N_aO) or from pyrolysis of te this step can be omitted since during poly-Si/amorphous-Si [TEOS, Si $(OC₂H₅)₄$]. deposition and doping the gate oxide is subjected to sufficient thermal treatment to reduce Q_f . This postoxidation annealing **The Third Grown Layer—Oxidation/Densification.** The final step can be done in N₂O or NO to grow the last 0.5 nm to 1.0 step of the synthesis is to grow a t step can be done in N₂O or NO to grow the last 0.5 nm to 1.0 step of the synthesis is to grow a third SiO_2 layer underneath nm oxide at a much smaller growth rate for ultrathin GOX the first grown layer by an oxidizin nm oxide at a much smaller growth rate for ultrathin GOX the first grown layer by an oxidizing reaction at the interface.
(<6.5 nm). This light nitridation (<2% N) near the interface This occurs during densification oxidi not only generates better-quality oxide (leakage and wear- grown SiO_2 is structurally superior because the growth occurs out) but also improved oxide thickness uniformity (<1%) than in near-equilibrium condition in the conventional oxidation. commodating virtual interface layer (26) between the depos-

problems. Therefore, we are reducing Cl⁻ concentration in the
ambient as excess Cl⁻ often causes silicon surface pitting and
increases oxide trapped charge.
Increases oxide trapped charge.
Recently, lightly nitrided S

cess simplicity. Several groups have reported nitrogen incor-
poration in thin SiO₂ films through rapid thermal processing Theore suidation of Si lewers the number of dengling hands poration in thin SiO_2 films through rapid thermal processing
(RTP) (23,25). For smaller amounts of nitrogen incorporation
(<3%) near the interface, conventional low-thermal-budget
(800° to 900°C) furnace oxidation is at

sy implementation for manufacturing.

The postoxidation anneal at T_{α} in N_2 ambient is to control ited by low-pressure chemical vapor deposition (LPCVD) trous oxide (N_2O) or from pyrolysis of tetraethyl orthosilicate

> This occurs during densification oxidizing anneal. The newly in near-equilibrium condition in the presence of a stress-ac

ited and thermally grown SiO₂ layers. The newly formed $Si/SiO₂$ interface [Fig. 7(c)] is structurally smoother with very little local stress variation and interfacial asperities. Furthermore, the interface states do get annealed during densification, and the stacked oxide structures therefore have superior charge-trapping characteristics (26).

There are three major advantages for the stacked oxide approach: (1) mismatch of the micropores present in the thermal oxide and the CVD layer reduced the defect density dramatically; (2) silicon substrate consumption is less than conventional thermal gate oxide and thus fewer substrate defects are incorporated into the bottom thermal oxide; and (3) stress
compensation between the bottom thermal oxide layer and
Thermal gate oxide. (b) CVD stacked gate oxide densified at 950°C. the CVD layer reduces the stress at the thermal oxide–silicon substrate interface.

These advantages make the stacked gate oxide very attractive for submicron technology. The benefits are clearly shown
in Fig. 8, the breakdown voltage histograms of submicron
static random access memory (SRAM) array capacitors com-
paring the thermal oxide and stacked gate oxi

First SiO ₂ layer	
Si substrate	
(a)	
Second CVD oxide layer	
First SiO ₂ layer	
Si substrate	
(b)	
Second CVD oxide layer	
First SiO ₂ layer	
Third grown oxide layer	
Si substrate	
(c)	
Figure 7. Three-step grow-deposit-grow gate stack formation steps.	

Figure 7. Inree-step grow-aeposit-grow gate stack formation steps.
(a) First step, oxide layer formed by thermal oxidation. (b) Second step, oxide layer formed with CVD process. (c) Third step, oxide layer **Figure 9.** Effects of via-etch-induced damage on NMOS thresholdformed at the SiO₂/Si interface, while densifying the second-layer voltage roll-off. (a) Thermal gate oxide. (b) CVD stacked gate oxide CVD oxide. densified at 950°C .

terface may result in device degradation problems such as threshold voltage scatter. The problem is especially pronounced for submicron technology. In addition to offering a low-area defect density, a stacked gate oxide decreases process-induced device degradation dramatically. Figures 9 and

Figure 10. Effects of via-etch-induced damage on PMOS thresholdvoltage roll-off. (a) Thermal gate oxide. (b) CVD stacked gate oxide densified at 950°C.

10 show the threshold-voltage roll-off for NMOS and PMOS devices, respectively, under conditions of severe via-etch-induced degradation. In contrast to the gross threshold-voltage scatter observed for the thermal gate oxide, the stacked gate oxide shows a very tight distribution. The data presented here were obtained during abnormal via etch conditions and therefore serve to demonstrate the increased margin provided by the stacked gate oxide.

Because the stress in silicon near the Si/SiO₂ interface for the stacked oxide is much smaller than that of the thermal oxide (26), the midgap interface state density (D_{ii}) for the stacked oxide is 4 times smaller and has a 10 times smaller standard deviation as shown in Fig. 11. It is speculated that the low-stress interface of the stacked gate oxide is less prone to damage induced by an abnormal via etch, therefore resulting in less threshold-voltage scatter and lower D_{it} . This interpretation is supported by the *C–V* results as shown in Fig. 11. The quasistatic *C–V* curves are measured for *p*-well area capacitors (6.25 \times 10⁻⁴ cm²) before and after Fowler-Nordheim (FN) stressing at -0.01 A/cm² current density for 10 sec. In addition to the higher degree of distortion after FN stressing, the thermal oxide results in a higher negative shift for the high-frequency *C–V* curve than that of the stacked gate oxide. The larger negative shift of high-frequency *C–V* curves for the thermal gate oxide suggests that more positive charge is accumulated in the thermal oxide than in the **Figure 11.** Fowler-Nordheim stressed midgap interface-state denstacked gate oxide after stressing. Because of the stress compensation between the CVD layer and the thermal oxide

layer, the stress in the silicon substrate and the oxide near the $Si/SiO₂$ interface for the stacked gate oxide is much smaller than that of the thermal oxide (27).

The improved resistance of stacked gate oxide devices to process-induced damage is also demonstrated (27) with hotcarrier stressing of discrete transistors. *n*-channel transistors with a 25/0.7 drawn width/length ratio were stressed for a period of 500 min. under various gate and drain bias conditions. In Fig. 12, shifts in the linear extrapolated threshold voltage with time at $6.0/2.3$, $V_{\text{drain}}/V_{\text{gate}}$ ratio, are shown for both gate oxide processes. The transistors with the thermal oxide are clearly much more susceptible to hot-carrier-induced threshold-voltage degradation, shifting over 100 mV during stressing. The devices with the stacked gate oxide are much more robust, exhibiting negligible shifts in threshold voltage. Because the stacked oxide is not damaged by the via etch, the devices are less susceptible to hot-carrier injection damage, and this results in a negligible threshold-voltage shift under the same stressing condition. In addition to an enhanced electron-trapping efficiency, the transistors with thermal oxide are also more susceptible to the hot-carrier-induced interface state creation. This is demonstrated by comparing the degradation in the inverse subthreshold slope, a measure of change in interface-state density, under hot-carrier stressing. As can be seen in Fig. 13, the transistors with the thermal oxide were much more susceptible to degradation in the inverse subthreshold slope at a $V_{\text{drain}}/V_{\text{gate}}$ ratio of 6.0/

sity. $Q_{\text{ini}} = 0.1$ C/cm². (a) Thermal gate oxide. (b) CVD stacked gate oxide densified at 950°C.

Figure 12. Subthreshold characteristics of stacked and conventional gate oxide transistors. **ELECTRICAL CHARACTERIZATION OF THE GATE OXIDE**

 800° to 1000° SUU to 1000 C. Under such conditions, control of growth rate
and thermal and stress budgets become serious issues in the
ultrathin (1.0 nm to 2.5 nm) regime. A single-cluster step The technique presented in this section us ultrathin (1.0 nm to 2.5 nm) regime. A single-cluster step The technique presented in this section uses a combination
stacked oxide process (28) has been achieved recently through of charge deposition, noncontact voltage m stacked oxide process (28) has been achieved recently through of charge deposition, noncontact voltage measurement, and
a low-pressure (<2 Torr) Si oxidation at lower temperatures surface photovoltage response to build a q a low-pressure (<2 Torr) Si oxidation at lower temperatures surface photovoltage response to build a quasistatic sweep
(600° to 750°C) to attain ultrathin (<6.5 nm) bigh-quality ox. similar to that from a low-frequency C– ides that are robust and manufacturable for sub-0.5- μ m complementary metal-oxide semiconductor (CMOS) and bipolar the similarity to metal-oxide–semiconductor (MOS) charge
CMOS (BiCMOS) technologies and their enhancement model analysis. Charge-pulsed measurements are also possible CMOS (BiCMOS) technologies and their enhancement mod-
ulse Figures 14 and 15 show some of the device characteris. COS, allowing the measurement of near-surface doping and ules. Figures 14 and 15 show some of the device characteris-
tics of the stacked oxide processed through the single-furnace-
cluster stacking sequence.
pulsed MOS analysis.

injection stressing. Stacked and conventional gate oxides.

Figure 14. Comparative Drain Current characteristics for stacked and conventional gate oxide.

There has been a strong demand for advances in electrical characterization of gate oxides. Capacitance–voltage (*C–V*), 2.3 (27). This is consistent with the more robust interface pro-
vided by the stacked gate oxide.
Conventional stacked gate oxide.
Conventional stacked oxidation involves a three-step syn-
thesis of growing, depositing, a

 $(600°$ to 750°C) to attain ultrathin (<6.5 nm), high-quality ox-
similar to that from a low-frequency $C-V$ plotter. The technology is called corona oxide–semiconductor (COS) to emphasize the similarity to metal-oxide–semiconductor (MOS) charge

Figure 13. Inverse subthreshold slope shift $(\Delta S/S)$ after hot-carrier– **Figure 15.** Variation of transconductance (g_m) with gate voltage for

Figure 16. Raw data from a 67 Å SiO₂ gate oxide: $T_{\text{av}} = 66.8$ Å, V_{fb} = -0.257 V, D_{it} = 5.29 \times $10^{10}\mathrm{/eV}\cdot\mathrm{cm^{2}},$ Q_{tot} = -1.87 \times 10^{-8} $C/cm²$.

data as shown in Fig. 16. The bias charge (shown on the *x* axis) is generated by a high-impedance room air ionizer (the
corona source). Air molecules are ionized and directed toward
the sample surface, and each charge deposition, ΔQ , is mea-
sured by a coulombmeter connected i

age (V_s) and surface photovoltage (SPV) measurements. After to the equilibrium condition each small charge deposition. V, is measured by a noncontact recombination lifetime (τ_{sr}) . each small charge deposition, V_s is measured by a noncontact electrostatic voltmeter or *vibrating Kelvin probe.* Subsequent to the measurement of V_s , a pulsed light source is directed at **In-Process Oxide Zone Tester** (24,26) the wafer. The resultant surface SPV is capacitively coupled
to the probe, and the signal is analyzed to determine the sili-
con band bending. The surface voltage at SPV = 0 is reported
as the flatband voltage: $V_{\text{fb}} = V$

for the equilibrium band bending to improve accuracy on thin
oxides (27). Dielectrics as thin as 20 Å have been measured
using this technique with 3*o* repeatability at less than 0.7 Å.
The technique is significantly simp depletion effect or probe punch-through, and the COS technique is not as sensitive to leakage through oxide pinholes. The oxide resistivity in strong accumulation, ρ_{ox} , is also determined during the sweep shown in Fig. 16, and a quasistatic analysis of the $Q-V_s$ curve yields the density of interface traps (D_{it}) using the Berglund method:

$$
D_{\rm it} = \frac{1}{q} \left(\frac{dQ}{d\Psi} \text{(measured)} - \frac{dQ}{d\Psi} \text{(theoretical)} \right) \tag{8}
$$

The Quantox tool may also be used to measure high-field oxide leakage. In this application, bias charge densities as high as 9×10^{-7} C/cm² ($E_{\text{max}} = 30$ MV/cm) are applied in order to induce tunneling, Fig. 17. The maximum surface voltage is clamped by the tunneling of carriers through the oxide, and Time (s) the tunneling field (E_{tun}) may be calculated: **Figure 18.** Analysis of near-surface doping and generation lifetime

$$
E_{\text{tun}} = \frac{V_{\text{smax}} - \Psi_{\text{Si}} - \text{WF}}{T_{\text{ox}}} \tag{9}
$$

. **Figure 17.** Cross-wafer uniformity (nine sites) of tunneling field (E_{tm}) on a 120 Å SiO₂ gate oxide. E_{tm} ranged from -11.3 MV/cm to Conventional C–V parameters are extracted from COS 11.5 MV/cm (less than a 2% variation across the wafer).

 $+1.5 \times 10^{-7}$ C/cm² (-0.5 MV/cm to +0.5 MV/cm), and the
sweep range is dynamically adjusted to accommodate samples pulse into deep depletion, as outlined in Fig. 18. Photon-inthat exhibit high D_{ii} .
The response of the sample is monitored using surface volt. depletion rapidly. The final recovery from forward bias back The response of the sample is monitored using surface volt-
 ϵ (V) and surface photovoltage (SPV) measurements. After to the equilibrium condition is used to measure the surface

as total oxide charge, $-Q_{\text{tot}}$.
 T_{ox} is extracted from the slope of the $Q-V_s$ curve in accu-

mulation. The procedure includes a second-order correction

for the equilibrium band bending to improve accuracy on thi

(*p*-type substrate, 40 Å thermal SiO_2 grown at 850° C with 1% dichloroethylene (DCE), $\tau_{gen} = 1194 \mu s$, $N_{surf} = 9.4 \times 10^{14} / \text{cm}^3$). This technique works equally well on epitaxial samples.

Figure 19. (a) Voltage ramp on a large-area test structure for measuring oxide leakage. (b) Current ramp on small-area capacitor structures for the accelerating aging test. The arrow on the right indicates the onset of dielectric breakdown.

sults are described as probability distribution plots of the when the measured voltage V_m across the capacitors is less measured breakdown voltage for a 100 μ A leakage criterion. D_0 was calculated from the yield (*Y*) data [percentage of sites current ramp curve (log *I* versus *t*) at t_m is the charge to passed under \sim 8 MV/cm for an area (*A*) of 0.1 cm²] from the equation $Y = e^{-AD_0}$.

itors (2.5×10^{-4} cm²). These small-area capacitors can be sub- (FN) tunneling curve. The breakdown voltage $V_{\rm bd}$ is estimated jected to a current ramp [see Fig. 19(b)] and the voltage from the median of the voltage generated on all small-area across the capacitors is measured as a function of time, until GOX capacitors by forcing final current before destructive

pacitors (half the sites per wafer) are tested in each run. Re- failures in the oxide occur. A failure is arbitrarily defined than 85% of the previous value at time *t*. The area under the] from the breakdown ($\log N_{\text{bd}}$, C/cm^2) or the total charge fluence characteristics of the thin oxide. The tunneling voltage, V_{FN} , is evalu-These testers also have small-area thin oxide (TOX) capac- ated as the reciprocal of the slope of the Fowler–Nordham

Table 2. Characteristics of Ultrathin Gate Oxides

	Defect	Charge	Breakdown	Tunneling
	Density D_0 (no/cm ²)	Fluence, $\log N_{\text{bd}}$ (C/cm ²)	Voltage, V_{bd} (V)	Voltage, V_{tun} (V)
		$35\,\AA$		
O_2 grown	0.55	-0.57	6.51	4.58
N_2O annealed	0.47	-0.37	6.73	4.78
N_2O stack	0.25	-0.28	7.73	5.52
		$50\,\AA$		
O_2 grown	0.35	-0.09	8.85	6.15
N_2O annealed	0.18	0.14	9.35	6.52
N ₂ O stack	0.10	0.10	9.85	6.55
		$65\,\AA$		
O_2 grown	0.23	0.28	12.1	7.68
N_2O annealed	0.12	0.3	12.3	7.76
N_2O stack	0.05	0.31	12.53	7.70

ers for ultrathin conventional, lightly nitrided, and stacked breakdown, and endurance. Nitrogen near Si/SiO₂ interface oxides for various sub-0.5- μ m CMOS technologies.

0.13 μ m, especially in scaling thin gate oxide areas for the

development and reduce the amount of product at risk in a manufacturing environment. The use of noncontact surface gate θ -
photovoltage characterization (COS) techniques provides costphotovoltage characterization (COS) techniques provides costeffective rapid feedback on dielectric quality, reducing costs through the reutilization of control wafers and the elimination of processing time. This technology has been applied to **BIBLIOGRAPHY** characterize most of the relevant *C–V* parameters, including the flatband voltage (V_{fb}) , interface trap density (D_{it}) , mobile 1. M. M. Atalla, E. Tannenbaum, and J. Scheibner, Stabilization of charge density (Q_m) , oxide thickness (T_{ox}) , oxide resistivity silicon surface by thermally grown oxides, *Bell Syst. Tech. J.*, **38**: (q_m) , total charge (Q_{m}) , and tunneling voltage (V_{m}) for gate $749-784$, 1959. (ρ_{ox}) , total charge (Q_{tot}) , and tunneling voltage (V_{tun}) for gate oxides. 2. J. R. Ligenza and W. G. Spitzer, Mechanisms for silicon oxidation

down (F_{bd}) , wear-out (N_{bd}) , and charge trapping behavior $(D_{it}$ 3. J. A. Hoerni, Planar silicon diodes and transistors, *IRE Electron* and *Q*f) are more dramatic for thinner oxides in which *Devices Meet.,* Washington DC, 1960; US Patents, 3,025,589, 1962 Si/SiO2 interface substructure plays a critical role. Stacked and 3,064,167, 1962. oxide synthesis generates a planar and stress-free interface 4. D. Kahng and M. M. Atalla, Silicon–silicon dioxide field induced and is more resistant to process-induced damage that causes surface devices. IRE Solid State variability in MOSFET parameters and degradation during Technology, Pittsburgh, PA, 1960; D. Kahng, US Patent hot-carrier and Fowler-Nordheim stressing. Light nitrogen in- 3,102,230, 1963.

rupture. Tables 1 and 2 show results of these in process test- corporation (5%) improves thickness uniformity, charge to also reduces Si–H bonds by replacing them with Si–N bonds. This reduces electron traps in oxides and increases interface **SUMMARY AND FUTURE DIRECTIONS** below 0.1 μ m with gate oxides below the tunneling limit of 25 Å for $SiO₂$, the tunneling current exceeds 1 A/cm². Further-Process technologists thus far have successfully met the chal-
lenges of technology evolution in silicon ICs from 1.0 μ m to
0.12 and a good diffusion barrier for gate electrode
0.13 and a good infusion barrier for gate μ m, especially in scaling thin gate oxide areas for the ultrathin nitrided oxides cannot be utilized for sub-0.18- μ m and lead for sub-0.18- μ m depending of the main of the mechanisms, and Si/SiO₂ technologies due to high tunneling current and a rough
devance in both equipment and process technologies. Our un-
derstanding of oxidation kinetics, mechanisms, and interface has led to significant improvements in oxide quality
and generation of a myriad of interface engineered ultrathin
and generation of a myriad of interface engineered ultrathin
gate oxides that are of very high qu cant processing before the information becomes available. ogies. Recently (31) a novel synthesis of a stacked $SiO₂$ Noncontact characterization has the ability to speed process $Ta_2O_5-SiO_2$ gate dielectric has alleviated these interface sub-
development and reduce the amount of product at risk in a structure problems; thus it has open gate dielectric scaling beyond the current 0.18 μ m design

-
- Impacts of stacking and nitridation on leakage (D_0) , break- in steam and oxygen, *J. Phys. Chem. Solids*, **14**: 131–136, 1960.
	-
	- surface devices, *IRE Solid State Res. Conf.*, Carnegie Institute of
- 5. B. E. Deal, Historical Perspective of Silicon Oxidation, in C. R. et al. (eds.), *Material Reliability in Microelectronics VII,* Mater. Helms and B. E. Deal (eds.), *The Physics and Chemistry of SiO*² Res. Soc., Pittsburgh, 1997, pp. 89–94.
- 6. B. E. Deal and A. S. Grove, General relationship for the thermal
- trochemical Society, 1997, pp. 280–294. 7. S. M. Hu, New oxide growth law and the thermal oxidation of silicon, *Appl. Phys. Lett.*, 42 (10): 872–874, 1983. 30. P. K. Roy et al., In-line characterization techniques for perfor-
-
-
-
- 11. H. Z. Massoud, J. D. Plummer, and E. A. Irene, Thermal oxidation of silicon in dry oxygen: Accurate determination of the kinetic rate constants, J. Electrochem. Soc., 132: 1745–1753, 1985.
Bell Laboratories
- 12. M. Morita et al., Low temperature $SiO₂$ growth using fluorineenhanced thermal oxidation, *Appl. Phys. Lett.,* **47**: 253–255, 1985.
- 13. C. J. Han and C. R. Helms, Silicon dry oxidation kinetics: Effects of the chlorine of integration constant on fits to the linear para-
bolic model. J. Electrochem. Soc., 134: 504–507, 1987. **CATE TURN-OFF THYRISTORS CTOS**
- 14. C. R. Helms, in P. Balk (ed.), *The Si-SiO*² *System,* Elsener, 1988, TORS FOR POWER ELECTRONICS. pp. 77–127.
- 15. F. Herman, J. P. Batra, and V. Kasowski, in S. Pantelides (ed.), *The Physics of SiO₂ and Its Interface, Pantelides, New York: Perga*mon, 1978, pp. 333–343.
- 16. E. H. Poindexter, E. R. Ahlstrom, and P. J. Coplan, in S. Pantelides (ed.), *The Physics of SiO*₂ and Its Interface, pp. 227–231.
- 17. B. E. Deal, The Thermal Oxidation of Silicon and Other Semiconductor Materials, in G. E. McGuire (ed.), *Semiconductor Material and Process Technology Handbook for VLSI/ULSI,* NJ: Noyes, 1988, pp. 46–79.
- 18. B. E. Deal et al., Characteristics of the surface-state charge $(Q_{\rm ss})$ of thermally oxidized silicon, *J. Electrochem. Soc.,* **114**: 266– 274, 1967.
- 19. D. C. Burkman et al., Aqueous Cleaning Processes, in W. Kem (ed.), *Handbook of Semiconductor Wafer Cleaning Technology,* NJ: Noyes, 1993, pp. 111–151.
- 20. W. Kern and D. Puotiner, Cleaning solutions based on hydrogen peroxide for use in silicon semiconductor technology, *RCA Rev.,* **31**: 187–206, 1970.
- 21. P. K. Roy, *Growth modified oxidation,* US Patent 5,153,701, 1992.
- 22. P. K. Roy and Y. Ma, Ultra-Thin Oxides for Sub-0.25 μ m Technology in Silicon ICs: Impact of Stacking and Nitridation, in M. Redder et al. (eds.), *Proc. SPIE, Microelectron. Device Technol.,* Washington, 1997, **3212**: pp. 61–71.
- 23. J. Ahn et al., High quality ultra-thin dielectrics formation by thermal oxidation of Si in N2O, *J. Electrochem. Soc.,* **138**: 39– 41, 1991.
- 24. P. K. Roy, Y. Ma, and M. T. Flemming, A Two-Step, Lightly Nitrided Gate Oxidation Process for Sub-0.5 μ m CMOS Technology, in W. Filter et al. (eds.), *Material Reliability in Microelectronics VI,* Mater. Res. Soc. Symp., **428**: 1996, pp. 409–414.
- 25. Y. Okada et al., Furnace grown oxynitride using nitric oxide (NO), *IEEE Trans. Electron Devices,* **41**: 1608–1613, 1994.
- 26. P. K. Roy and A. K. Sinha, Synthesis of high-quality ultra-thin gate oxides for ULSI applications, *AT&T Tech. J.,* **67**: 155–174, 1988.
- 27. H. H. Tseng et al., A comparison of CVD stacked oxide and thermal gate oxide for 0.5 μ m transistors subjected to process induced damage, *IEEE Trans. Electron Devices,* **40**: 613–618, 1993.
- 28. P. K. Roy et al., Synthesis of Ultra-Thin Stacked Oxides Using Low Pressure Single Furnace Cluster Process, in J. J. Clement

GAUSSIAN FILTERED REPRESENTATIONS OF IMAGES 289

- *and the Si/SiO₂ Interface*, New York: Plenum, 1988, pp. 5–16. 29. P. K. Roy et al., Non-Contact Characterization of Ultra-Thin Di-
B. E. Deal and A. S. Grove. General relationship for the thermal electrics for the Gigab oxidation of silicon, *J. Appl. Phys.,* **36**: 3770–3778, 1965. *Proc. Diagnostic Techniques Semicond. Mater. Devices,* NJ: Elec-
- S. A. Schafer and S. A. Lyon, New model of rapid initial oxidation mance and yield enhancement in microelectronics manufactur-
of silicon, *Appl. Phys. Lett.*, **47** (2): 154–156, 1985.
F. A. Irone, Silicon oxidation studie
- 9. E. A. Irene, Silicon oxidation studies: some aspects of the initial $\frac{31}{1}$. P. K. Roy and I. C. Kizilyalli, Synthesis and characterization of oxidation regime, *J. Electrochem. Soc.*, **125**: 1708–1714, 1978.

10. R

GATE TURN-OFF THYRISTORS, GTOS. See THYRIS-