one of the field-effect transistors in which the conduction pro- plied to an adjacent device in ICs. The kink is a phenomenon cess involves predominantly one kind of carrier, and the cur- that the drain conductance shows an abnormal increase at rent transport between the source and drain electrodes is relatively high drain bias. Almost all phenomena listed above modulated by a voltage applied to the gate electrode. In the are originated from the fact that the semi-insulating sub-MESFET, a metal-semiconductor rectifying contact is used strate (on which the MESFET is fabricated) is achieved by for the gate. There are a few other field-effect transistors: the impurity compensation by deep levels, and that high densities junction field–effect transistor (JFET) and the metal-oxide- of surface states exist on the active layer of GaAs MESFET. semiconductor field-effect transistor (MOSFET), where the However, the detailed mechanisms are not necessarily made gates are formed by a *p–n* junction and a metal-oxide-semi- clear. conductor structure, respectively. In the Si device, the MOS- In this article, we first describe the basic operation princi-FET is usually used because a high-quality insulating oxide ple of the MESFET and its current-voltage characteristics (SiO2) with a low density of interface states can be fabricated. that are derived physically. Next, typical device structures of The MOSFET having an insulated gate allows a higher input- GaAs MESFETs are described, and their high-speed and voltage swing and higher input impedance than the other high-frequency performances are reviewed. Then we describe field-effect transistors. Compound semiconductors such as parasitic effects in GaAs MESFETs, such as substrate con-GaAs, InP, and InGaAs have higher electron mobilities and duction, sidegating effects, slow-current transients, low-fremaximum drift velocities than Si, so field-effect transistors quency anomalies, and kink phenomena. Finally, some modelfabricated from GaAs etc. show higher operating speed and ing methods for GaAs MESFETs are presented which are higher frequency performance. In the compound semiconduc- important for circuit design and for understanding physical tors such as GaAs, however, there are no good oxides or insu- phenomena in GaAs MESFETs. lators to make the MOSFET or the insulated-gate field-effect transistor available now, although some good attempts have **BASIC PRINCIPLES** been reported recently (1). There exist high densities of interface states between the oxide (or insulator) and the compound **Operation Principle** semiconductor. Therefore, the MESFET structure is usually adopted for field-effect transistors fabricated from compound Figure 1 shows a schematic diagram of a GaAs MESFET. A semiconductors like GaAs. **conductive** *n***-layer** is formed on the semi-insulating GaAs

in 1966 and subsequently fabricated by Hooper and Lehrer ally, current does not flow in the substrate region. On the (3) using a GaAs epitaxial layer on the semi-insulating GaAs *n*-layer, two ohmic contacts are provided. One acts as the substrate. In 1971, Turner et al. (4) got useful gain up to 18 source and the other as the drain. When a positive voltage GHz. In 1973, a first power GaAs MESFET was fabricated V_D is applied to the drain with respect to the source, electrons with 1.6 W at 2 GHz (5). Around 1980, the GaAs MESFET flow from source to drain. Hence, the source supplies carriers, technology progressed greatly due to the availability of high- and the drain acts as the sink. quality semi-insulating substrate and ion-implantation pro- The third electrode, the gate, forms a rectifying Schottky cessing techniques. In another development, Mimura et al. (6) contact with the *n*-layer, and so the depletion region exists demonstrated a new type of field-effect transistor called the around the gate. Because the positive voltage is applied to the high electron mobility transistor (HEMT), where an AlGaAs/ drain, the depletion layer extends deeper at the drain side. GaAs heterojunction with doped AlGaAs and non-doped GaAs The width of depletion layer can change by applying the gate layers is utilized. In the AlGaAs/GaAs HEMT or heterojunc- voltage, so the thickness of conductive channel is varied. tion field-effect transistor (HFET), the Schottky contact is Therefore, current from source to drain can be modulated by formed on the AlGaAs layer, so this can be regarded as a kind the gate voltage, leading to the three terminal device. of MESFET. However, we will only describe the normal MES- \qquad For a given gate voltage V_G , the channel current increases

METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS 541

Today, the GaAs MESFET is widely used in both highspeed and high-frequency applications. Particularly, it has been the workhorse of the microwave industry for many years (7). The GaAs MESFET is used as the active device for low noise and power amplifiers as well as for oscillators, mixers, and attenuators. Its microwave performance challenges that of HEMT (8). On the other hand, the integration scale of GaAs MESFET-ICs approaches $10⁶$ transistors on a chip (9) , and GaAs-based 32-bit microprocessors are developed (10).

The superior performance of GaAs MESFET is due to the higher electron mobility and the higher electron velocity of GaAs. However, there are several unfavorable phenomena in GaAs MESFET, such as short-channel effects, sidegating effects, frequency-dependent output conductance and transconductance, slow-current transients, and kink phenomena. The **METAL SEMICONDUCTOR FIELD** short-channel effect is a phenomenon that the threshold volt-
EFFECT TRANSISTORS age of a MESFET shifts with shortening the gate length, and age of a MESFET shifts with shortening the gate length, and the sidegating effect is a phenomenon that the drain current The metal-semiconductor field-effect transistor (MESFET) is of the MESFET is modulated when a negative voltage is ap-

Historically, the GaAs MESFET was proposed by Mead (2) substrate which has a high resistivity of $\sim 10^8$ Qcm. So usu-

FET (particularly GaAs MESFET) in this article. as the drain voltage increases. Eventually, for sufficient large

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

Figure 1. Schematic diagram of a (GaAs) MESFET on the semi-insulating substrate. The depletion region is formed under the gate.

 V_D , the current saturates due to the pinching of the channel at the drain side or the electron velocity saturation there. The pinching of the channel means that the *n*-layer is fully de- current I_D) is then given by pleted (at the drain side) due to the reverse gate-to-drain voltage. In Fig. 1, the basic device dimensions are the gate length L_G , the gate width *W*, the channel depth *a*, and the depletionlayer width *h*.

The operation of a MESFET is identical to that of a JFET, From Eq. (2), we obtain which was first analyzed by Shockley (11) in 1952. We will next describe current-voltage characteristics of a MESFET that are derived physically.

Current-Voltage Characteristics

Contact Mobility Model. The simplest but most essential method for deriving *I*–*V* characteristics of a MESFET is based on that by Shockley (11,12). A long-channel MESFET is considered $(L_G \ge a)$, and the following assumptions are adopted: (1) gradual channel approximation, (2) abrupt depletion layer, and (3) constant mobility. As shown in Fig. 2, we consider a region under the gate and assume that the semiinsulating layer is perfectly insulating. Now, we treat a case with uniform doping $N_{\rm D}$. Under the gradual channel approximation, the depletion layer width *h* varies only gradually along the *x* direction, and it can be obtained by solving the one-dimensional Poisson's equation in the *y* direction:

$$
\frac{d^2\psi}{dy^2} = -\frac{qN_{\rm D}}{\epsilon} \tag{1}
$$

Using the boundary condition that $\psi = V_G - V_b$ at $y = a$ and $\psi = V(x)$ at $\gamma = a - h$, we obtain

$$
h(x) = \sqrt{\frac{2\epsilon \{V(x) + V_{\rm b} - V_{\rm G}\}}{qN_{\rm D}}}
$$
(2)

where $V_{\mathbf{b}}$ is built-in potential at the Schottky contact, and $V(x)$ is the potential at *x* in the channel region. The depletion widths at the source and drain ends of the gate are

$$
h_1 = \sqrt{\frac{2\epsilon (V_{\rm b} - V_{\rm G})}{qN_{\rm D}}} \qquad (x = 0)
$$
 (3)

$$
h_2=\sqrt{\frac{2\epsilon(V_{\rm D}+V_{\rm b}-V_{\rm G})}{qN_{\rm D}}}\qquad (x=L_{\rm G})\eqno(4)
$$

The maximum value of h_2 is equal to a , and in such a case, the drain end of the gate pinches off and is depleted of carriers. The corresponding voltage is called the pinch-off voltage and defined as

$$
V_{\rm P} \equiv \frac{qN_{\rm D}a^2}{2\epsilon} = V_{\rm DSS} + V_{\rm b} - V_{\rm G}
$$
 (5)

where V_{DSS} is the drain voltage at which the pinch-off occurs. The current density in the *x* direction along the channel is given by

$$
J_x = q\mu N_{\rm D} E_x = -q\mu N_{\rm D} \frac{dV}{dx} \tag{6}
$$

where the diffusion current is neglected. E_x is the electric field along the x direction, and μ is the electron mobility which is assumed constant. The channel current at x (or the drain

$$
I_{\rm D} = q\mu N_{\rm D} \frac{dV}{dx} (a - h)W
$$
 (7)

$$
dV = \frac{qN_{\rm D}}{\epsilon} h dh \tag{8}
$$

and hence,

$$
I_{\rm D} = \frac{q^2 N_{\rm D}^2}{\epsilon} \mu W(a-h) h \frac{dh}{dx} \tag{9}
$$

 Figure 2. Channel cross-section under the gate of a modeled MES-FET. The depletion region extends deeper at the drain side, and hence, the channel becomes thinner there.

saturates at $V_{\text{DSS}} = V_{\text{P}} + V_{\text{G}} - V_{\text{b}}$, and the saturation current I_{DSS} de-
than the experimental one. This is attributed to the fact that creases as the gate voltage V_0 becomes negative. V_P is the pinch-off the electric-field dependence of electron mobility is neglected voltage, and V_0 is built-in potential at the Schottky contact. voltage, and V_b is built-in potential at the Schottky contact.

$$
\int_0^{L_G} I_D \, dx = \frac{q^2 N_D^2 \mu W}{\epsilon} \int_{h_1}^{h_2} (a - h) \, h dh \tag{10}
$$
\n
$$
\mu_n = \frac{\mu}{1 + \mu |E_x| / v_s} \tag{18}
$$

$$
I_{\rm D} = \frac{W\mu q^2 N_{\rm D}^2 a^3}{6\epsilon L_{\rm G}} \left\{ \frac{3}{a^2} (h_2^2 - h_1^2) - \frac{2}{a^3} (h_2^3 - h_1^3) \right\} \tag{11}
$$

$$
I_{\rm D} = I_{\rm P} \left[3 \frac{V_{\rm D}}{V_{\rm P}} - 2 \left\{ \left(\frac{V_{\rm D} + V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right)^{3/2} - \left(\frac{V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right)^{3/2} \right\} \right]_{(12)}
$$
Substituti

where

$$
I_{\rm P} = \frac{W\mu q^2 N_{\rm D}^2 a^3}{6\epsilon L_{\rm G}}\tag{13}
$$

These expressions relate the current up to the point of pinchoff of the channel. At this bias, which occurs when $h_2 = a$, the drain current saturates and remains constant. This current I_{DSS} is given by

$$
I_{\rm DSS} = I_{\rm P} \left[1 - 3 \left(\frac{V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right) + 2 \left(\frac{V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right)^{3/2} \right] \tag{14}
$$

The current-voltage characteristics calculated from Eq. (12) are schematically shown in Fig. 3, where the saturation voltage is given by $V_{\text{DSS}} = V_{\text{P}} + V_{\text{G}} - V_{\text{b}}$.

From the current-voltage characteristics, we can obtain **Figure 4.** Three kinds of velocity versus electric field characteristics. important device parameters such as transconductance g_m and drain conductance g_D . In the region before saturation, cases of field-dependent mobilities where the velocities saturate.

METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS 543

from Eq. (12), we obtain

$$
g_m \equiv \frac{\partial I_{\rm D}}{\partial V_{\rm G}} = \frac{3I_{\rm P}}{V_{\rm P}} \left\{ \left(\frac{V_{\rm D} + V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right)^{1/2} - \left(\frac{V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right)^{1/2} \right\} (15)
$$

$$
g_{\rm D} \equiv \frac{\partial I_{\rm D}}{\partial V_{\rm D}} = \frac{3I_{\rm P}}{V_{\rm P}} \left\{ 1 - \left(\frac{V_{\rm D} + V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right)^{1/2} \right\} \tag{16}
$$

In the saturation region, $g_D = 0$ and from Eq. (14), g_m becomes

$$
g_{\rm m} = \frac{\partial I_{\rm DSS}}{\partial V_{\rm G}} = \frac{3I_{\rm P}}{V_{\rm P}} \left\{ 1 - \left(\frac{V_{\rm b} - V_{\rm G}}{V_{\rm P}} \right)^{1/2} \right\} \tag{17}
$$

So g_m decreases when V_G becomes more negative.

The model presented here is useful when understanding the basic principle of the MESFET. However, in itself, this Drain voltage model cannot treat the characteristics beyond the pinch-off. **Figure 3.** Basic *I–V* characteristics of a MESFET. The drain current Also, usually, the estimated drain current is rather higher saturates at $V_{\text{max}} = V_x + V_y - V_y$ and the saturation current I_{max} de than the experimen

Field-Dependent Mobility Model. Lehovec and Zuleeg (13) Integrating from $x = 0$ ($h = h_1$) to $x = L_G$ ($h = h_2$) yields extend the previous model by considering electric-field depen-
dence of electron mobility. They use the function:

$$
\mu_{\rm n} = \frac{\mu}{1 + \mu |E_x| / v_{\rm s}}\tag{18}
$$

Therefore,
Therefore, the saturation velocity and takes a value of about 10^7 cm/s for GaAs at $T = 300$ K. As shown in Fig. 4, the drift velocity $v = \mu_{\text{n}}E_x$ saturates at high E_x . From Eq. (7), the drain *I* current in this case is given by

or
$$
I_{\text{D}} = qN_{\text{D}} \frac{\mu (dV/dx)}{1 + (\mu/v_{\text{s}})(dV/dx)} (a - h)W
$$
 (19)

Substituting Eq. (8) into Eq. (19), we obtain

$$
I_{\rm D}\left(1+\frac{qN_{\rm D}}{\epsilon}\frac{\mu}{v_{\rm s}}h\frac{dh}{dx}\right)=\frac{q^2N_D^2}{\epsilon}\mu W(a-h)h\frac{dh}{dx}\qquad (20)
$$

One $(v = \mu E_x)$ is a case of constant mobility, and the other two are

544 METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS

Integrating from $x = 0$ ($h = h_1$) to $x = L_G$ ($h = h_2$) yields

$$
I_{\rm D} = \frac{I_{\rm P}}{1 + \mu V_{\rm D}/v_{\rm s}L_{\rm G}} \left[3\frac{V_{\rm D}}{V_{\rm P}} - 2\left\{ \left(\frac{V_{\rm D} + V_{\rm b} - V_{\rm G}}{V_{\rm P}}\right)^{3/2} - \left(\frac{V_{\rm b} - V_{\rm G}}{V_{\rm P}}\right)^{3/2} \right\} \right] \quad (21)
$$

Comparing Eq. (21) and Eq. (12) shows that the drain current is reduced by a factor of (1 + $\mu V_{\rm D}/v_{\rm s}L_{\rm G}$) due to the field-dependent mobility.

The above model successfully explains the reduction of the drain current. However, the used mobility model does not include the negative differential mobility observed in GaAs. Often, the electron drift velocity of GaAs is expressed analyti cally by the following-type function (14), as is also shown in Fig. 4. **Figure 6.** Channel cross-section under the gate for the two-region

$$
v = \frac{\mu |E_x| + v_s (E_x / E_0)^4}{1 + (E_x / E_0)^4}
$$
\n(22)

where E_0 is a parameter. Please also note that this model is $x = 0$ ($h = h_1$) to $x = L_1$ ($h = h_c$), we obtain only effective before the current saturates, as is the same in the previous model.

Two-Region Model. Statz et al. (15) developed a model that is effective also beyond current saturation. They used a veloc- where ity-field curve as shown in Fig. 5, where the mobility is assumed constant up to a critical field E_c , and the velocity is assumed constant beyond E_c . The MESFET is divided into *h* two regions as shown in Fig. 6. Region I near the source is the constant-mobility region, and the gradual channel approximation described previously is applicable. Region II near the Here, V_{DL1} is the potential at $x = L_1$ in the channel. We can drain is the velocity saturation region, where a conductive determine L_1 by utilizing current continuity between Regions channel of finite width is postulated to account for current I and II. In Region II, electrons are assumed to travel at the continuity. The point $x = L$, which corresponds to the onset saturation velocity v_s , and hence, continuity. The point $x = L_1$, which corresponds to the onset of velocity saturation, is allowed to move depending on the drain voltage V_D . Its position is determined by the location at which the longitudinal electric field E_x equals the critical field E_C . So the two-region model is applicable to operation condi- From Eq. (23) and Eq. (25), we obtain tions for all I-V characteristics including the saturation region.

In Region I, an expression of the current is essentially the same as that of Eq. (11) or Eq. (12) . Integrating Eq. (9) from

Figure 5. Velocity-field curve used for the two-region model. Below the critical field E_c , the mobility is constant, and the velocity is constant beyond E_C .

 model. Region I is the constant mobility region, and Region II is the velocity saturation region where the channel thickness is constant.

$$
I_{\rm D} = I_{\rm P} \frac{L_{\rm G}}{L_1} \left\{ \frac{3}{a^2} (h_{\rm c}^2 - h_1^2) - \frac{2}{a^3} (h_{\rm c}^3 - h_1^3) \right\} \tag{23}
$$

$$
h_c = \sqrt{\frac{2\epsilon (V_{\rm DL1} + V_{\rm b} - V_{\rm G})}{qN_{\rm D}}}
$$
(24)

$$
I_{\rm D} = q N_{\rm D} v_{\rm s} (a - h_{\rm c}) W \tag{25}
$$

$$
L_1 = \frac{qN_{\rm D}\mu \{3a(h_{\rm c}^2 - h_1^2) - 2(h_{\rm c}^3 - h_1^3)\}}{6\epsilon v_{\rm s}(a - h_{\rm c})}
$$
(26)

Once the h_c is known, the length L_1 is specified, and the current I_D is determined.

For a given I_D , the potential drop from the source to drain can be obtained by integrating the longitudinal electric field from $x = 0$ to $x = L_G$. In Region I, the potential drop V_{DL1} is, from Eq. (24) and Eq. (3),

$$
V_{\rm DL1} = \frac{qN_{\rm D}}{2\epsilon} (h_{\rm c}^2 - h_1^2) \tag{27}
$$

In Region II, the potential drop V_{DL2} is determined by solving Laplace's equation. By taking the lowest space harmonic, we obtain (15)

$$
V_{\rm DL2} \simeq \frac{2a}{\pi} \frac{v_{\rm s}}{\mu} \sinh\left\{\frac{\pi}{2a}(L_{\rm G} - L_1)\right\} \tag{28}
$$

The drain voltage V_D is the sum of Eq. (27) and Eq. (28), and hence,

$$
V_{\rm D} = \frac{qN_{\rm D}}{2\epsilon} (h_{\rm c}^2 - h_1^2) + \frac{2a}{\pi} \frac{v_{\rm s}}{\mu} \sinh\left\{\frac{\mu}{2a} (L_{\rm G} - L_1)\right\} \tag{29}
$$

Eq. (29) and Eq. (26) allow one to determine L_1 and h_c for given V_D and V_G , yielding the current I_D . So $I_D - V_D$ curves as a parameter of V_G are obtained. The two-region model described here has been the basic of several physics-based analytical GaAs MESFET models later developed (16).

In the discussions above, we derived the current-voltage characteristics of a MESFET in closed or analytical forms based on various assumptions. Particularly, we used the gradual channel approximation and assumed the one-dimensional current flow. As the gate length becomes shorter and the drain voltage becomes larger, two-dimensional effects will dominate the device characteristics, and current flow in the depletion layer and in the substrate should be considered. In such cases, two-dimensional numerical simulation is required, where the Poisson's equation and the transport equations are solved simultaneously. Many works on this subject have been done to predict the *I*–*V* curves or to understand physical phenomena in GaAs MESFETs (17).

GaAs MESFET STRUCTURES

In the analysis done in the previous section, only the intrinsic
region (under the gate) is considered. In real devices, there
exist parasitic source resistance and drain resistance which
exist parasitic source resistance originate from bulk regions between source and gate electrodes and between gate and drain electrodes, respectively. If space for the high-field region at the drain side of the gate. It
the source resistance is high and the potential drop there be-
is recognized that a graded re tion by the gate voltage is reduced, leading to a lower trans- on the breakdown phenomena, please refer to Ref. 18.
conductance g_m . It should be also noted that high densities of For microwave application the semiconduc

plication. But we may classify GaAs MESFET structures in particularly important in microwave devices.
two main categories—the recessed gate structure and the A drawback of the recessed gate technique two main categories—the recessed gate structure and the A drawback of the recessed gate technique, especially in self-aligned structure, as shown schematically in Fig. 7. the context of ICs, is the limited alignment accura

gate while maintaining a relatively low resistance between **Self-Aligned Structures** gate and source (drain) electrodes. This is achieved by using a rather thick *n*-type active layer in which the actual channel The self-aligned gate technique is a method to self-align the

trode are often asymmetrically located with a shorter distance structure and has a low source resistance and a high transto the source electrode than to the drain electrode. This has conductance because of the n^+ source region which also retwo advantages. It reduces the source resistance to maintain duces the surface-state effects. The self-aligned structure is high transconductance g_m . And it increases the drain-to- particularly used for digital FETs, where the active layer is source breakdown voltage and the gate breakdown (Schottky also fabricated by direct ion-implantation

(**b**)

the source resistance is high and the potential drop there be-
comes significant, the effective potential drop along the gate
abrunt recess in reducing electric field at the recess edge and comes significant, the effective potential drop along the gate abrupt recess in reducing electric field at the recess edge, and
junction becomes smaller. So the degree of current modulation is provides bigher breakdown vol junction becomes smaller. So the degree of current modula- it provides higher breakdown voltage (18). As for the details tion by the gate voltage is reduced, leading to a lower trans- on the breakdown phenomena, please ref

For microwave application, the semiconductor layer is typisurface states exist on the active layer, and so a surface deple-
tion region is formed between source (drain) and gate elec-
obtain desired doning profiles. A variety of doning profiles in tion region is formed between source (drain) and gate elec-
todes. This contributes to increasing the source resistance.
the active layer may be used—from uniform doping to delta des. This contributes to increasing the source resistance. the active layer may be used—from uniform doping to delta
Therefore, in real GaAs MESFETs, some methods to re-
doping Often, the gate is given a T-shape which comb Therefore, in real GaAs MESFETs, some methods to re-
doping. Often, the gate is given a T-shape which combines a
duce the source resistance are adopted. There are many kinds
short gate length with a large gate metal cross duce the source resistance are adopted. There are many kinds short gate length with a large gate metal cross section. The of GaAs MESFET structures depending on their desired ap-
latter leads to a reduced parasitic gate re latter leads to a reduced parasitic gate resistance, which is

the context of ICs, is the limited alignment accuracy of the recess and of the gate electrode. The accuracy of recess etch-**Recessed-Gate Structure** ing is also a problem. These inaccuracies lead to non-unifor-Recessing is a technique for adjusting the pinch-off (or thresh-
old) voltage by reducing the active-layer thickness under the threshold voltage over a wafer (and from wafer to wafer).

thickness is defined by controlled etching of a trench. The po- source and drain n^+ -layers to the gate as shown in Fig. 7(b). sition and the shape of the recess are important design issues. This structure is usually realized by first forming the gate In power devices, the recess and the position of gate elec- region and then utilizing n^+ -implantation. This is a planar also fabricated by direct ion-implantation into the semi-insudiode breakdown) voltage by allowing additional expansion lating substrate, and relatively uniform threshold voltage

546 METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS

over a wafer is realized. A drawback of this structure is the low breakdown voltage of the Schottky diode. To overcome this problem, the lightly doped drain (LDD) structure is adopted (19).

The basic feature of the self-aligned gate process is shown $\left\{ \frac{Z}{Z} \right\}$ in Fig. 8 (20). First, an *n*-type active layer is formed in the semi-insulating substrate by Si ion-implantation and subsequent annealing. Next, TiW (a refractory metal) is deposited by sputtering and etched to form the gate electrode. The gate

TiW refractory gate, developed by Yokoyama et al. (20).

Figure 9. Fabrication process of SAINT MESFET. This process allows any choice of gate metal because the gate metalization is done after the high temperature anneal. (Reproduced with permission from K. Yamasaki, K. Asai, and K. Kurumada, GaAs LSI-directed MES-FET's with self-aligned implantation for n+-layer technology (SAINT), *IEEE Trans. Electron Devices,* **ED-29**(11): 1772–1777 (1982 IEEE).)

then served as a mask for the subsequent n^+ source and drain implant, which is followed by another annealing stage using a $SiO₂$ cap. The device is completed using AuGe/Au ohmic contacts formed by liftoff. The gate metal must be capable of surviving the high temperature anneal (about $850 °C$) without damaging the Schottky barrier properties. Various alloy metals such as TiW-based alloys and WSi-based alloys have proven suitable for this purpose. These compositions are not very conductive, but this is usually not a severe problem for digital FETs in which the gate width may be only 10 to 20 μ m. It would be a severe problem for analog FETs having much wider gate fingers.

Another class of self-aligned process known as SAINT (self-aligned implantation for n^+ -layer technology) (21) in-**Figure 8.** Fabrication process of self-aligned GaAs MESFET using volves the use of a complex mask structure acting as a "dummy gate" for the n^+ implantation, as shown in Fig. 9. The process starts by the selective implantation of the active layer and the deposition of Si_3N_4 cap layer. Then, the dummy gate is fabricated from layers of resist and $SiO₂$, patterned in a T-shape by undercutting the lower resist using plasma etching. The *n*⁺-implantation is followed by the sputter deposition of a layer of SiO_2 , a lift-off step, and the annealing of the implanted dopants. Then the ohmic contacts are fabricated. Finally, the remaining $Si₃N₄$ in the gate area is removed, and the gate metal is deposited. The process allows any choice of gate metalization because the gate metal is placed on the wafer after the high temperature anneal.

In the self-aligned MESFETs with n^+ source and drain regions, current-flow via the semi-insulating substrate between the n^+ -layers becomes remarkable when the gate length becomes shorter. So the threshold voltage shifts with shortening **Figure 11.** Small-signal equivalent circuit of a MESFET. C_{GS} and the gate length, showing a remarkable short-channel effect. C_{GB} are the gate-to-s p-implanted layer is formed under the n and n^+ regions and respectively. acts as a barrier for electrons injected into the substrate. In

METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS 547

the gate length, showing a remarkable short-channel effect. C_{GD} are the gate-to-source and gate-to-drain capacitances, respec-
To overcome this problem, so-called BP (Buried p-layer)— tively R is the charging resist tively. R_i is the charging resistance, and R_{DS} is the output resistance. SAINT (22) was proposed as shown in Fig. 10. Here, the R_G , R_S , and R_D are the parasitic gate, source, and drain resistances,

fact, it is shown experimentally and theoretically (23) that the short-channel effect is greatly reduced by introducing the *p*-layer. However, the high dose buried *p*-layer may lead to the degradation of device performance due to its parasitic capacitance (24).

HIGH-SPEED AND HIGH-FREQUENCY PERFORMANCE

How fast the GaAs MESFET operates or switches is an interesting point for a practical viewpoint. In a logic circuit, however, the switching time depends on the load capacitance, and it is not a unique measure of high-speed performance. As to standard high-speed and high-frequency figures of merit for FETs, there are the cutoff frequency f_T and the maximum frequency of oscillation f_{max} . f_{T} is defined as the frequency at which the short-circuit current gain falls to unify, and f_{max} is the highest frequency at which power gain can be obtained from the FET. These are correlated to the small-signal equivalent circuit of the FET, and they are also easily estimated by microwave measurements.

A typical small-signal equivalent circuit of a GaAs MES-FET is shown in Fig. 11 (7,12). From this, the cutoff frequency f_T is derived as

$$
f_{\rm T} \simeq \frac{g_{\rm m}}{2\pi C_{\rm GS}}\tag{30}
$$

where C_{GS} is the gate-source capacitance. The approximate expression for f_{max} is given by

$$
f_{\text{max}} \simeq \frac{f_{\text{T}}}{2} \sqrt{\frac{R_{\text{DS}}}{R_{\text{G}} + R_{\text{i}} + R_{\text{S}}}}
$$
(31)

Kato, and M. Hirayama, Buried *p*-layer SAINT for very high-speed GAs LSI's with submicrometer gate length, *IEEE Trans. Electron De-*
 vices, ED-32(11): 2420–2425 (© 1985 IEEE).) *f*_T = $\frac{1}{2\pi}$

Figure 10. Cross-section view of a buried p-layer SAINT FET and
calculated impurity concentration profiles. The p-layer acts as a bar-
rier against electron injection from the channel into the semi-insulations. The p-la

$$
f_{\rm T} = \frac{1}{2\pi\,\tau} \tag{32}
$$

Figure 12. Drift velocity v and average electron energy w as functions of distance along the channel for a 0.25 μ m gate-length GaAs – for 0.15 μ MESFET, calculated by using energy-transport model (dashed lines) tation technology. These are comparable to those for GaAs-
and quasi-equilibrium model (solid lines). In the case of energy transbase HEMTs. As for $f_{\text{max$

If we assume that electrons travel under the gate with the are found in Ref. 18. saturation velocity v_s , f_T becomes

$$
f_{\rm T} = \frac{v_{\rm s}}{2\pi L_{\rm G}}\tag{33}
$$

saturation velocity $({\sim}10^7 \text{ cm/s})$. This so-called velocity overshoot effect is more pronounced in GaAs-based devices than in Si-based devices. Therefore, higher f_T than that estimated by assuming the velocity saturation is expected in short-channel GaAs MESFETs.

Das (26) theoretically estimated f_{T} , f_{max} , and g_{m} of a GaAs MESFET with a short gate $(0.1 \sim 0.25 \ \mu m)$ by using the concept of charge control (27). Table 1 shows some of the results.

Table 1. Physical Parameters and Estimated Performance of GaAs MESFETs (Ref. (26)).

$L_{\rm G}$	L_{GD}	α	$N_{\rm{D}}$	$v_{\rm s}$	$g_{\rm m}$	$f_{\rm T}$	$f_{\rm max}$
			(μm) (μm) (nm) (cm^{-3}) (cm/s) (mS/mm) (GHz) (GHz)				
	0.25 0.10 48.5 $0.20 \quad 0.10 \quad 41$			5×10^{17} 1.4 $\times 10^{7}$ 7×10^{17} 1.7 $\times 10^{7}$	241 331	54 77	128 181
	$0.15 \quad 0.08$ $0.10 \quad 0.07$	36 30	1.3×10^{18} 2.6×10^{7}	9×10^{17} 2.1×10^{7}	461 648	125 213	266 424

Here, L_{GD} is the gate-drain distance, a is the active-layer thickness, N_{D} is the donor density in the active layer, and v_{s} is the saturation velocity. The velocity overshoot was not taken into account explicitly in the calculations, but it was included in the value of v_s as an effective saturation velocity. It was also assumed that the gate was located as far from the drain and as close to the source as possible so that the gatedrain capacitance and the source resistance would be minimized. High values of $f_T = 213$ GHz, $f_{\text{max}} = 424$ GHz, and $g_m = 648$ mS/mm are predicted for the gate length L_G of $0.1 \mu m$.

Golio et al. (28) collected and examined the experimental data for f_{T} , f_{max} , and g_{m} of GaAs MESFETs published in the literatures between 1966 and 1988. They have projected limits to the ultimate frequency performance which can be realized with GaAs MESFETs. The data projected at L_{G} = 0.1 μm are $f_{\rm T}$ = 80 \sim 200 GHz, $f_{\rm max}$ = 300 \sim 1000 GHz, and $g_{\rm m}$ = $300 \sim 1000$ mS/mm. Recently, Feng et al. (8) obtained f_T valm, 89 GHz for 0.25 μ m, and 109 GHz for 0.15 μ m gate-length GaAs MESFETs utilizing ion-implan-

overshoot effect. (Reproduced with permission from R. K. Cook and
J. Frey, Two-dimensional numerical simulation of energy transport
effect in Si and GaAs MESFET's, IEEE Trans. Electron Devices, ED. by the propagation delay **29**(6): 970–977 (© 1982 IEEE).) of 9.9 ps/gate for a 0.4 μ m gate-length (BP-SAINT) GaAs MESFET was reported in Ref. 22. The performance of power GaAs MESFETs were also improved in the 1980s. The details

PARASITIC EFFECTS

The high-speed and high-frequency performance of GaAs From this, we can say that f_T should become higher as the
gate length L_0 becomes shorter.
As is understood from Eq. (32) and Eq. (33), f_T depends on
how the electrons travel through the channel. There are some inse

Figure 13. Two-level compensation model for undoped semi-insulating LEC GaAs. N_{EL2} and N_{Ai} are densities of deep donor "EL2" and shallow acceptor, respectively. The deep donors donate electrons to the shallow acceptors, and hence, the ionized $EL2$ density N_{EL2}^+ becomes nearly equal to the shallow acceptor density N_{Ai} under equilibrium.

Figure 14. (a) Simulated GaAs MESFET structure. (b) Calculated drain characteristics for a case with perfectly insulating substrate. (c) Calculated drain characteristics for the two cases with different shallow-acceptor densities N_{Ai} in the semi-insulating substrate, where the deepdonor density N_{EL2} is 5×10^{16} cm⁻³. With the semi-insulating substrate, the drain current does not saturate, particularly for lower N_{Ai} , because the substrate current becomes large (33).

impurity compensation at deep levels (30) and that high den- properties are realized. In equilibrium, the ionized deep-donor sities of surface states exist on the active layer of GaAs MES-

the MESFET is based on the assumption that the semi-insu-
law, the trap-filled region (where all traps are filled with elec-
lating substrate is a perfect insulator, and current does not
flow through it But in fact the sub flow through it. But, in fact, the substrate is "semi-insulating" in this region is low, and hence, and not a nerfect insulator. The semi-insulating nature is the semi-insulating substrate. and not a perfect insulator. The semi-insulating nature is the semi-insulating substrate.
achieved by impurity compensation by deep levels. For an ex. Figure 14 shows examples of $I-V$ characteristics of GaAs achieved by impurity compensation by deep levels. For an ex-
ample in the undoped semi-insulating LEC (liquid-encapsure MESFETs on the undoped semi-insulating substrate, calcuample, in the undoped semi-insulating LEC (liquid-encapsu-
lated Czochralski) GaAs, which has been widely used since lated by two-dimensional (2-D) numerical simulation in which lated Czochralski) GaAs, which has been widely used since lated by two-dimensional (2-D) numerical simulation in which early 1980s, it is thought that deep donors "EL2" (N_{E1}) com-
Poisson's equation and continuity early 1980s, it is thought that deep donors "EL2" (N_{EL2}) com-
pensate shallow acceptors due to residual carbon (N_{Al}) (31), as consistently (33). Figure 14(a) is the simulated structure, and pensate shallow acceptors due to residual carbon (N_{Ai}) (31), as consistently (33). Figure 14(a) is the simulated structure, and shown in Fig. 13. In this case, the deep donors donate elec- Fig. 14(b) corresponds to a cas shown in Fig. 13. In this case, the deep donors donate elec-

 $_{\rm EL2}^+$ becomes nearly equal to the shallow acceptor FETs. We will discuss these phenomena below. $\qquad \qquad \text{density } N_{Ai}$, and the ionized deep donors act as trap centers. If the *n*-layer is attached to the semi-insulating substrate, **Substrate Conduction** electrons are injected into the substrate and are captured by the traps. So if the ionized deep-donor density $N_{\text{\tiny E}}^{\scriptscriptstyle +}$ The analysis done before for deriving *I*–*V* characteristics of the traps. So if the ionized deep-donor density $N_{\text{EL2}}^{\text{E}}$ (or N_{Al}) is the MESEET is based on the assumption that the semi-insurpose in the trap

trons to the shallow acceptors, and hence, semi-insulating strate. In Fig. 14(c), two cases with different shallow-acceptor

Figure 15. Comparison of current distributions of 0.3 μ m gate-length GaAs MESFETs with different N_{Ai} in the semi-insulating substrate, corresponding to Fig. 14(c). $V_D = 1$ V and $V_G = 0$ $V. N_{\rm EL2} = 5 \times 10^{16} \text{ cm}^{-3}$. (a) $N_{\rm Ai} = 5 \times 10^{13} \text{ cm}^{-3}$, and (b) $N_{\rm Ai} = 10^{16} \text{ cm}^{-3}$. For lower $N_{\rm Ai}$, the substrate current component becomes larger, because the barrier for electrons at the channel– substrate interface is less steep.

density in the substrate ($N_{Ai} = 10^{16}$ cm⁻³ and 5×10^{13} cm⁻³) are shown. The gate length L_G is 0.3 μ m, and the field-dependent mobility expressed in Eq. (22) is used. The surface states are not considered in this calculation. In the case with per- voltage becomes more remarkable when the gate length befectly insulating substrate, the drain current almost satu- comes shorter. This phenomenon is one of the so-called shortrates with the drain voltage. In the cases with semi-insulat- channel effects. To reduce this, the substrate current must be ing substrates, however, the drain currents do not saturate in reduced. For this purpose, the shallow acceptor density $N_{\rm Ai}$ in general, and increase with the drain voltage, particularly for the semi-insulating substrate should be made relatively high. lower acceptor density N_{Ai} in the substrate. This is because, It is also effective to introduce a buried *p*-layer or a *p*-buffer as shown in Fig. 15, the substrate current component becomes layer because the acceptors in the *p*-layer should have the larger for lower *N*_{Ai}. This increase in substrate current leads same electrical role as acceptors in the semi-insulating subto lower transconductance at a given drain current. It should strate. In fact, it is shown experimentally and theoretically be also noted that in the case with high N_{Ai} , the drain cur- that to introduce a buried *p*-layer (*p*-buffer layer) is effective rents become lower than those for the case with perfectly in- to reduce the shore-channel effects in GaAs MESFETs sulating substrate. This is because, as schematically shown (22,23). in Fig. 16, a space-charge layer is formed at the active layersubstrate interface, and the effective channel thickness be-
comes thinner for higher N_{Ai} . From the above considerations,

channel–substrate interface, because the semi-insulating substrate is

As seen in Fig. 14(c), when N_{Ai} is low and the substrate current becomes large, the threshold voltage of GaAs MES-FETs shifts toward deeply negative. The shift of threshold

we can say that to consider impurity compensation by deep
levels in the semi-insulating substrate is important for evalu-
ating I-V characteristics of GaAs MESFETs.
ating I-V characteristics of GaAs MESFETs.
ating the semi was studied by attaching an electrode to the backside of the substrate. This effect is detrimental in GaAs digital, analog and microwave ICs because of unintentional electrical interactions between closely spaced devices. Numerous studies have suggested that this effect is caused by modulation of the space-charge region at the interface between the MESFET active layer and the buffer layer or the semi-insulating substrate which is achieved by impurity compensation by deep levels.

Two representative experimental data about sidegating (backgating) effects in the early 1980s are shown in Fig. 17 (34) and in Fig. 18 (35). In Fig. 17, a Cr-doped HB (horizontal Bridgman) semi-insulating substrate was used, and the electrode was attached to the bottom of the substrate. The group X corresponded to a case without a buffer layer, and the group A and B corresponded to cases with different buffer Figure 16. Schematic energy band diagram along the line from gate
electrode to the substrate. The space-charge region is formed at the dut threshold as the substrate bias voltage became negative.
channel–substrate interfac achieved by impurity compensation by deep levels. layer and in the semi-insulating substrate. In Fig. 18, a LEC

calculated energy band diagrams of *n–i–n* structures with dif- **Slow Current Transients** ferent *ⁱ*-layers (substrates) (37). The left *ⁿ*-layer corresponds to the MESFET active layer. Part (a) is for a case with EL2, GaAs MESFETs are essentially high-speed and high-frerent of the MESFET changes little. When the applied voltage substrate or surface states on the active layer.

METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS 551

becomes so high that the traps are all filled with electrons, the substrate current increases suddenly, and the voltage becomes applied along the reverse-based *n–i* junction. Therefore, the drain current begins to decrease with threshold in this case. The corresponding voltage is called the trap-fill-limited voltage (36) and given by

$$
V_{\rm TFL} = \frac{qN_{\rm Ai}}{2\epsilon}d^2\eqno(34)
$$

where *d* is the *i*-layer thickness. However, the voltage given by Eq. (34) was usually too high as compared to the experimental voltage for threshold, and this model did not necessarily give quantitative explanations.

Recently, it was pointed out that the Schottky pad (of GaAs MESFET) directly attached to the semi-insulating substrate should play an important role in the sidegating effect. Liu et al. (38) studied effects of Schottky contact on the semiinsulating substrate by using the test structure shown in Fig. 20, where the results of sidegating effects are also shown **Figure 17.** Experimental results of drain-current reduction due to when the Schottky contact (SC) is floating, or its voltage V_{SC} substrate bias. The Cr-doped HB semi-insulating substrate is used. is set to 0 V. It is substrate bias. The Cr-doped HB semi-insulating substrate is used. is set to 0 V. It is seen that the current in the *n-i-n* structure, The drain currents decrease without threshold when the substrate formed by the MESFET The drain currents decrease without threshold when the substrate formed by the MESFET and the sidegate, is very low within
bias voltage becomes negative. (Reproduced with permission from T.
Itoh and H. Yanai, Stability of effect. The most likely cause of this high leakage current

Cr-doped semi-insulating substrate was used, and the side-
might be the hole injection from the Schottky contact, as has
tated to the Schottky point in Schottky contact, as has taked to the Schottky pad on the semi-insula

and part (b) is for a case with Cr. In (b), the voltage is entirely quency devices. However, slow current transients are often applied along the reverse-biased $n-i$ junction because elec- observed experimentally even if the drain voltage or the gate trons as well as holes are depleted there, and hence, the drain voltage is changed abruptly. These are called ''drain-lag'' or current of the MESFET decreases without threshold when ''gate-lag'' and could seriously limit the performance of power negative voltage is applied to an adjacent *n*-layer. In (a), the MESFETs as well as pulse operating integrated circuits. For voltage is applied along the bulk *i*-region because electrons example, gate-lag affects digital circuits such as inverter are not depleted at the reverse-biased *n–i* junction because of chains by causing pulse narrowing, which finally leads to the electron-trap nature of EL2 (32). Then, the substrate cur- function error. It is suggested that these phenomena occur rent shows ohmic behavior at low voltages, and the drain cur- due to the slow responses of deep traps in the semi-insulating

Figure 18. The test structure used for sidegating measurements, and the current-voltage relation of the substrate conduction between the MESFET and the backgate (sidegate) electrode when (a) $V_{DS} = 0$ V, (b) $V_{DS} = 1.5$ V, and (c) $V_{DS} = 2.5$ V. The LEC Cr-doped semi-insulating substrate is used. The sidegating characteristics, I_{DSS} vs. V_{BG} at $V_{\text{DS}} = 1.5$ V and $V_{\text{DS}} = 2.5$ V, are shown by the photographs in (b) and (c), respectively. The sudden increase in the substrate conduction corresponds to the sudden decrease in the drain current. (Reproduced with permission from C. P. Lee, S. J. Lee, and B. M. Welch, Carrier injection and backgating effect in GaAs MESFET's, *IEEE Electron Device Lett.*, **EDL-3**(4): 97-98 (\oslash 1982 IEEE).)

 $300 \mu m$ wide enhancement-mode GaAs MESFET on undoped the pinch-off voltage, defined as $I_{\text{D}} = 1 \ \mu\text{A}/\mu$

Figure 21 shows an example of drain-lag phenomenon ex- rate shows overshoot behavior. This type of overshoot has perimentally reported by Mickanin et al. (42). They used a been commonly observed by other researchers. The absence of overshoot with a 100 kHz pulse rate indicates that this semi-insulating LEC substrate. The gate voltage was set to phenomenon is frequency-dependent. This phenomenon was the pinch-off voltage, defined as $I_D = 1 \mu A/\mu m$ at $V_D = 1 V$. usually explained by trapping dynamics at the channel-sub-
As shown in Fig. 21, 10 Hz and 100 kHz drain-voltage pulses strate interface or in the semi-insulatin strate interface or in the semi-insulating substrate. An examfrom 0 to 5 V were applied, and the drain-current transients ple of drain-lag phenomena calculated by 2-D simulation is were traced. It is seen that the current with a 10 Hz pulse shown in Fig. 22 (43). The device structure is the same as that

(**b**)

trap, and "Cr" acts as a hole trap. This difference leads to the differ- surface states on the active layer. ence in the energy-band diagrams (32,37). A typical example of measured frequency dependence of

currents become constant temporarily (a quasi-steady state) ion implantation to a peak concentration of approximately
around $t = 10^{-11}$ sec, and after some periods, they begin to 2×10^{17} cm⁻³. As seen, the output decrease or increase, reaching real steady-state values. In
fact, the current overshoot is observed when the drain voltage
is raised. It is interpreted that the quasi-steady state is a
state where the deep donors "EL2" in same ionized-impurity densities as those for $V_D = 0$ V or 1 V. When the deep donors begin to capture or emit electrons, the drain currents begin to decrease or increase, reaching steadystate values. Therefore, the deep donors in the substrate can be also a cause of hysteresis in $I-V$ curves. theoretical curves of frequency-dependent g_D were derived.

ment and $V_{\rm gs(off)}$ dependence of drain current transients re-

METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS 553

cently reported by Kohno et al. (44). They used a single recessed-gate MESFET with the pinch-off voltage of -2.4 V. When the gate voltage was changed from $V_{\text{gs(off)}}$ to $V_{\text{gs(on)}} = 0$ V, the drain currents remained low for some periods and began to increase gradually between 10^{-4} and 10^{-1} s, reaching steady-state values. As $V_{\text{gs(off)}}$ was lower, the gate-lag became more pronounced. The gate-lag phenomenon was usually correlated to the surface states on the active layer. Lo and Lee (45) simulated the gate-lag phenomenon by considering surface states, which were assumed to consist of a pair of deep donors and deep acceptors. The results are shown in Fig. 24. They used a planer MESFET with the threshold (pinch-off) voltage of -2.5 V. Here, the Gate lag rate was defined as $(I_D(t = 250 \text{ ms}) - I_D(t = 1 \text{ ns})/I_D(t = 250 \text{ ms}).$ In fact, as the initial gate voltage was lower, the gate-lag percentage increased. It was understood that the gate-lag arose because the response of surface deep levels were slow. It was also shown that when the initial gate voltage was lower, the negative surface charge density was higher to enhance the gatelag phenomenon.

To reduce the above lag phenomena, effects of deep traps in the substrate and surface states should be minimized. Canfield et al. (46) used the *p*-well technology where the *p*-well potential was constrained by connecting it to the source and showed that the drain-lag was eliminated. To reduce the gatelag, several methods to minimize the surface-state effects have been proposed, but no conclusive way has been realized.

Low-Frequency Anomalies

Many of the electrical characteristics of GaAs MESFETs shift dramatically in values at relatively low frequencies $(<1$ MHz) (7). Device parameters which have been observed to shift include output conductance (drain conductance) g_D , transconductance g_m , and device capacitances. As the frequency is increased, the measured output conductance is seen to increase by as much as a factor of two (47). The characteristic frequencies at which this increase occurs ranges less than 10 Hz to about 100 kHz. The transconductance usually decreases with Figure 19. Comparison of calculated energy band diagrams of
 $n-i-n$ structures with different deep levels in the *i*-layer. (a) Case

with deep donor "EL2" ($N_{\text{EL2}} = 5 \times 10^{16}$ cm⁻³) and shallow acceptor

($N = 10^{16}$ with deep donor "EL2" ($N_{\text{EL2}} = 5 \times 10^{16} \text{ cm}^{-3}$) and shallow acceptor
($N_{\text{Ai}} = 10^{16} \text{ cm}^{-3}$), and (b) case with deep acceptor Cr ($N_{\text{Cr}} = 10^{16} \text{ cm}^{-3}$), and (b) case with deep acceptor Cr ($N_{\text{Cr}} = 10^{16}$ $e^{\frac{m}{2}}$ and shallow donor ($N_{Di} = 10^{15}$ cm⁻³). "EL2" acts as an electron existence of deep traps in the semi-insulating substrate and

 g_D in a GaAs MESFET is shown in Fig. 25 by symbols (47). in Fig. 14(a). The gate voltage is 0 V, and the drain voltage is
changed abruptly from 0 to 1 V or from 1 to 0.5 V. The drain
class the gate length was 1 μ m, and the *n*-channel was formed by
currents become constant t

$$
\tau_{\rm e} \simeq \frac{3.5 \times 10^{-8}}{T^2} \exp\left(\frac{9450}{T}\right) \tag{35}
$$

Figure 23 shows schematic diagram of gate-lag measure-
the experimental results. It was shown experimentally that
that and $V_{\text{es(off)}}$ dependence of drain current transients re-
the experimental results. It was shown expe

Figure 20. Schematic top view of the test structure used in the measurements, and results of the voltage-controlled sidegating effect measurements. (a) Results measured with $V_{SC} = 0$, and (b) results measured with $V_{\rm SC}$ floating. With $V_{\rm SC} = 0$, the sidegating effect is observed at a low sidegate voltage V_{SG} . (Reproduced with permission from Y. Liu, R. W. Dutton, and M. D. Deal, Schottky contact effects in the sidegating effect of GaAs devices, *IEEE Electron Device Lett.,* **13**(3):149-151 (© 1992 IEEE).)

Figure 21. Schematic measurement system of drain-lag and measured waveforms. The upper is the drain voltage pulse. The lower curves show drain current transients at 10 Hz and 100 KHz pulses, respectively. The current overshoot and the subsequent slow transient are observed at the 10 Hz pulse. (Reproduced with permission from W. Mickanin, P. Canfield, E. Finchem, and B. Odekirk, Frequency-dependent transients in GaAs MESFETs: process, geometry and material effects, *IEEE GaAs IC Symposium Technical Digest, 211-214 (© 1989)* IEEE).)

Figure 22. Calculated responses of drain currents for 0.3 μ m gate-**Figure 22.** Calculated responses of drain currents for 0.3 μ m gate-
length GaAs MESFETs on undoped semi-insulating substrate [Fig. [Drain characteristics of a 0.3 μ m gate-length GaAs MES-14(a): $N_{\text{EL2}} = 5 \times 10^{16} \text{ cm}^{-3}$] when V_D steps from 0 to 1 V and when V_D steps from 1 to 0.5 V (43). The current overshoot and the subse-

temperature was raised, their response time decreased, fall- kink could be ing within the window of used measurement frequencies Δt the substrate. ing within the window of used measurement frequencies. At still higher temperature $(\sim 400 \text{ K})$, the response of the surface states was so fast that the characteristic frequency became much higher than the highest used frequency here (20 kHz), **MESFET MODELING** so there was no dispersion again. Zhao et al. (49) developed an analytical model for frequency dependence of transconduc- **Modeling for Circuit Simulation** tance in GaAs MESFETs. Assuming a single surface state For circuit design applications, accurate but simple device
ES1 $(E_C - E_{S1} = 0.4 \text{ eV}, N_{S1} = 10^{12} \text{ cm}^{-2}, \sigma_{S1} = 10^{-11} \text{ cm}^2)$, he models are required Purely physic

High-voltage behavior of GaAs MESFETs has always been of quired to obtain the accuracy.
interest for microwave applications where the maximum An early and basic empirical model for GaAs MESFETs interest for microwave applications where the maximum power is limited in part by the breakdown voltage of the de- was proposed by Curtice (55). The current-voltage character-

vice. Recently, it was reported that the GaAs MESFETs showed an abnormal increase in the output conductance (kink phenomenon) at relatively low voltages $(3 \sim 4 \text{ V})$ (50,51). This phenomenon may limit the operation voltage of GaAs MES-FETs. It was recognized that the kink was associated with impact ionization of carriers in the channel. It was also suggested that the kink was not due to direct gate breakdown but could be regarded as a phenomenon related to the substrate.

An example of measured drain characteristics of GaAs MESFETs reported by Harrison (51) is shown in Fig. 28. The device was a 0.8 μ m gate-length self-aligned GaAs MESFET fabricated on undoped LEC semi-insulating substrate. The output conductance in the saturated region showed an increase for $V_D > 3.5$ V. It was shown that in this kink region, the sidegating effect became remarkable. This strongly suggests that the semi-insulating substrate should play an important role in the kink phenomenon. It was proposed that holes which were generated by impact ionization and injected Past time (s) into the semi-insulating substrate were the origin of these parameters into the semi-insulating substrate were the origin of these

14(a): $N_{\text{EL2}} = 5 \times 10^{10}$ cm ° when V_{D} steps from 0 to 1 V and when
 V_{D} steps from 1 to 0.5 V (43). The current overshoot and the subse-

quent slow transient are qualitatively reproduced for the former (solid lines). acceptor density in the substrate N_{Ai} is 10^{16} cm^{-3} . The characteristic show kink behavior at $V_D = 3 \sim 5$ V and at $V_D = 10$ by using the p-well GaAs MESFET technology, the frequency ~ 15 V. However, these are not due to direct gate breakdown
dependence of output conductance was not observed up to 1 MHz (46).
MHz (46). Figure 30 shows calculated hole
An oxymple of measured frequency dispersion of transcen
density profiles at $V_p = 4$ V and 12 V for $V_g = 0$ V. It is An example of measured frequency dispersion of transcon-
density profiles at $V_D = 4$ V and 12 V for $V_G = 0$ V. It is
ductance for a GaAs MESFET is shown in Fig. 26 (48). The
device was fabricated by Si ion implantation in and hence, the ionized deep-donor density N_{EL2}^+ increases. This semi-insulating LEC GaAs. The gate length was 1 μ m. Both and hence, the ionized deep-donor density N_{EL2}^{\pm} increases. This the drain bias and the superimposed gate modulation signal
 δv_{gs} were kept small (~50 mV). (The drain bias was kept low

in order to make the assumption that the channel depth is

constant, and so the channel region m rable to N_{EL2}^* , but the hole current is much lower than the tance.) As seen in the figure, the transconductance decreased
with the frequency and showed dispersion over a limited
with the frequency and showed dispersion over a limited with the frequency and showed dispersion over a limited crease in the positive hole charges in the substrate widens
range of temperature. This behavior was explained by the the channel thickness, leading to the steep incre range of temperature. This behavior was explained by the the channel thickness, leading to the steep increase in the surface-state dynamics. At temperatures below 150 K, the drain current. It was also ascertained by 2D si

ES1 $(E_C - E_{S1} = 0.4 \text{ eV}, N_{S1} = 10^{12} \text{ cm}^{-2}, \sigma_{S1} = 10^{-11} \text{ cm}^2)$, here is also models are required. Purely physical models such as those
obtained the temperature dependence of transconductance
frequency dispersion as **Kink Phenomena Kink Phenomena Kink Phenomena** lata, though in the experimental data, though large amount of tedious characterization data are often re-

Figure 23. Schematic diagram of gate-lag measurement and measured $V_{\text{gs(off)}}$ dependence of drain-current transients. The gate-lag is remarkable when the off-state gate voltage $V_{\text{gs(off)}}$ is deeply negative. (Reproduced with permission from Y. Kohno et al., Modeling and suppression of the surface trap effect on drain current frequency dispersions in GaAs MESFETs, *IEEE GaAs IC Symposium Technical Digest,* 263-266 (\circ 1994 IEEE).)

Figure 24. (a) Calculated example of gate-lag phenomenon. (b) Calculated lag percentage and lag time when the gate voltage is changed from -2.5 , -2 , -1.5 , -1 , and -0.5 V to 0 V. The gate-lag is enhanced when the off-state gate voltage is more negative. (Reproduced with permission from S. H. Lo and C. P. Lee, Analysis of surface trap effect on gate lag phenomena in GaAs MESFET's, *IEEE Trans. Electron Devices*, 41(9):1504-1512 (© 1994 IEEE).)

$$
I_{\rm D} = \beta (V_{\rm G} - V_{\rm T})^2 (1 + \lambda V_{\rm D}) \tanh(\alpha V_{\rm D})
$$
 (36)

where V_T is the threshold voltage or the pinch-off voltage. β , I_D and V_G . The new equation is λ , and α are the parameters. Eq. (36) can be separated into three components. The first component $\beta (V_{\text{G}} - V_{\text{T}})^2$ is used to model the approximately square-law behavior of the I_D-V_G redetermined by $v_1 = V_G\{1 + \beta(V_{D0} - V_D)\}$ and $v_2 = V_G\{1 + \beta(V_{D0} - V_D)\}$ λ is used to model the drain conductance. The third compo-
nent tanh(αV_D) is used because the hyperbolic tangent ap-
which the A_i coefficients are evaluated.

Figure 25. Comparison between the experimentally observed output conductance $(\times, \bigcirc, *)$ and the theoretical curves (solid lines) at three different temperatures for $V_D = 3$ V and $V_G = 0.2$ V. The increase in output conductance with frequency is often seen experimentally. (Reproduced with permission from P. C. Canfield, S. C. F. Lam, and D. tally. (Reproduced with permission from S. R. Blight, R. H. Wallis, J. Allstot, Modeling of frequency and temperature effects in GaAs and H. Thomas, Surfac MESFETs, *IEEE J. Solid-State Circuits,* **25**(1):299–306 (1990 of GaAs MESFET's, *IEEE Trans. Electron Devices,* **ED-33**(10): 1447– IEEE).) 1453 (© 1986 IEEE).)

istics were expressed as **proximates** the I_D-V_D characteristics observed in GaAs MES-FETs. α determines the voltage at which the drain current *I*D saturates. Curtice and Ettenberg (56) altered the original Curtice model to get a closer fit to the relationship between

$$
I_{\rm D} = (A_0 + A_1 v_1 + A_2 v_1^2 + A_3 v_1^3) \tanh(\gamma V_{\rm D})
$$
 (37)

$$
v_1 = V_{\rm G} \{1 + \beta (V_{\rm D0} - V_{\rm D})\}
$$

Statz et al. (57) developed a model based on Eq. (36). They thought that the square-law approximation of the $I_D - V_G$ relationship was only valid for small values of $V_G - V_T$, and that I_D became almost linear for larger values of $V_G - V_T$. To model this behavior, in place of $\beta (V_{\text{G}} - V_{\text{T}})^2$, they adopted the

Figure 26. Measured frequency dispersion of transconductance as a function of temperature for a 1 μ m gate-length GaAs MESFET. The decrease in transconductance with frequency is often seen experimenand H. Thomas, Surface influence on the conductance DLTS spectra

Figure 27. Modeling results of temperature dependence of transcontries models and the applicability of them, please refer to ductance dispersion for a single surface state case. A general Ref. 7, where the modeling of devi Zhao, R. Hwang, and S. Chang, On the characterization of surface states and deep traps in GaAs MESFETs, *Solid-State Electron.,* **Device Simulation**

GaAs MESFET, showing the onset of the kink phenomenon at $V_D =$ 3.5 V. (Reproduced with permission from A. Harrison, Backgating in (a) Poisson's equation submicrometer GaAs MESFET's operated at high drain bias, *IEEE Electron Device Lett.,* **13** (7): 381–383 (© 1992 IEEE).)

empirical expression

$$
\frac{\beta (V_\mathrm{G}-V_\mathrm{T})^2}{1+b(V_\mathrm{G}-V_\mathrm{T})}
$$

In addition, they found that the tanh function in Eq. (36) consumed considerable computer time. The tanh function below saturation was modified using a polynominal of the form

$$
1-(1-(\alpha V_{\rm D}/n))^n
$$

with $n = 3$. In the saturated region ($V_D > n/\alpha$), the tanh function was replaced by unity. These modifications led to a new form for the drain current.

For $0 < V_D < 3/\alpha$,

$$
I_{\rm D} = \frac{\beta (V_{\rm G} - V_{\rm T})^2}{1 + b(V_{\rm G} - V_{\rm T})} \left[1 - \left(1 - \frac{\alpha V_{\rm D}}{3} \right)^3 \right] (1 + \lambda V_{\rm D}) \tag{38}
$$

For $V_{\text{D}} \geq 3/\alpha$

$$
I_{\rm D} = \frac{\beta (V_{\rm G} - V_{\rm T})^2}{1 + b (V_{\rm G} - V_{\rm T})} (1 + \lambda V_{\rm D})
$$
(39)

The model was compared with the experimental data. Figure 31 shows such an example (57). The agreement between the model and the experiment was satisfactory.

Besides the models mentioned above, some other models for circuit simulation such as SPICE were proposed. About

When the gate length of GaAs MESFETs became short, the analytical one-dimensional approach with several assumptions became inadequate for estimating the *I*–*V* characteristics or other device performance. Then, the 2-D numerical simulation that solved Poisson's equation and transport equations self-consistently became used for predicting the device performance and for understanding physical phenomena observed in GaAs MESFETs. Historically, 2-D simulation of GaAs MESFETs was already made in the middle 1970s, in particular for understanding effects of negative differential mobility in GaAs on the device performance.

The so-called drift-diffusion type simulation method is now a mature and standard tool for evaluating the performance of GaAs devices as well as Si devices (17,58). As to recent topics regarding this method, there are numerical simulations of trapping effects on GaAs MESFET performance. If we now treat a GaAs MESFET on undoped semi-insulating LEC substrate including deep donors "EL2," the basic equations for

$$
\nabla^2 \psi = -\frac{q}{\epsilon} (p - n + N_{\rm EL2}^+) \tag{40}
$$

Figure 29. Simulated (a) drain characteristics and (b) terminal currents versus drain voltage curves of 0.3 μ m gate-length GaAs MESFET on undoped semi-insulating substrate shown in Fig. 14(a). Two kinks are seen at $V_D = 3 \sim 5$ V and at $V_D = 10 \sim 15$ V (52).

(b) Continuity equations for electrons and holes (d) Current equations for electrons and holes

$$
\frac{\partial n}{\partial t} = \frac{1}{q} \nabla \cdot J_n - \{C_n N_{\rm EL2}^+ n - e_n (N_{\rm EL2} - N_{\rm EL2}^+) \} \qquad (41) \qquad J_n = -q \mu_n n \nabla \psi + q D_n \nabla n \qquad (44)
$$
\n
$$
J_n = -q \mu_n p \nabla \psi - q D_n \nabla p \qquad (45)
$$

$$
\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla \cdot J_p - \{C_p (N_{\rm EL2} - N_{\rm EL2}^+) p - e_p N_{\rm EL2}^+\} \qquad (42)
$$

$$
\frac{\partial}{\partial t}(N_{\rm EL2} - N_{\rm EL2}^+) = \{C_{\rm n} N_{\rm EL2}^+ n - e_{\rm n} (N_{\rm EL2} - N_{\rm EL2}^+) \} - \{C_{\rm p} N_{\rm EL2} - N_{\rm EL2}^+ \} p - e_{\rm p} N_{\rm EL2}^+ \} \tag{43}
$$

$$
J_{\mathbf{n}} = -q\mu_{\mathbf{n}}n\nabla\psi + qD_{\mathbf{n}}\nabla n \tag{44}
$$

$$
J_{\mathbf{p}} = -q\mu_{\mathbf{p}}p\nabla\psi - qD_{\mathbf{p}}\nabla p \tag{45}
$$

where $N_{\texttt{EL2}}^{\texttt{+}}$ represents the ionized EL2 density, $C_\texttt{n}$ and $C_\texttt{p}$ are electron and hole capture coefficients of EL2, respectively, *e*ⁿ (c) Rate equation for deep levels and e_p are electron and hole emission rates of EL2, respectively, and other symbol have their normal meanings. By solving these equations, the deep-trap effects on the substrate conduction, the sidegrating effects, the slow-current transients, and the frequency-dependent small-signal parameters

Figure 30. Calculated hole density profiles at (a) $V_D = 4$ V and (b) $V_D = 12$ V, corresponding to Fig. 29. $V_G = 0$ V. Holes generated by impact ionization flow into the substrate and are captured by deep donors "EL2." The increase in $N_{\text{EL2}}^{\text{+}}$ is the origin of the first kink, and the increase in hole charges themselves (b) is the cause of the second kink.

Figure 31. Comparison of modeled and measured drain characteris- *vices,* **40**: 9–17, 1993. tics of a GaAs MESFET. The very good agreement is observed. (Re-
produced with permission from H. Statz et al., GaAs FET device and
 $\frac{10}{10}$ M. M. H. H. GaAs

can be analyzed. By modeling the surface states as deep lev- 12. S. M. Sze, *Physics of Semiconductor Devices,* 2nd ed., New York: els, surface-state effects on these phenomena can also be ana-

Wiley, 1981.

13 K, Lobayce

quate for treating the nonequilibrium carrier transport that 1415–1426, 1970. becomes important in shorter gate-length GaAs MESFETs. 14. H. W. Thim, Computer study of bulk GaAs devices with random conservation equations derived from the Boltzmann transport 3904, 1968. equation have been adopted (17,25,59). These equations for 15. H. Statz, H. A. Haus, and R. A. Pucel, Noise characteristics of electrons can be written as gallium arsenide field-effect transistor, *IEEE Trans. Electron De-*

$$
\frac{\partial n}{\partial t} + \nabla \cdot (nv) = 0 \tag{46}
$$

$$
\frac{\partial v}{\partial t} + v \cdot \nabla v = -\frac{qE}{m^*} - \frac{2}{3m^*n} \nabla \left[n \left(w - \frac{m^*}{2} v^2 \right) \right] - \frac{v}{\tau_p} \tag{47}
$$

$$
\frac{\partial \omega}{\partial t} + v \cdot \nabla w = -qv \cdot E - \frac{2}{3n} \nabla \cdot \left[nv \left(w - \frac{m^*}{2} v^2 \right) \right] - \frac{w - w_0}{\tau_w} \tag{48}
$$

tron energy, and w_0 is the equilibrium value of *w*. m^* , τ_p , and ^{219, 1981.
 τ are the effective mass the momentum relaxation time, and 21. K. Yamasaki, K. Asai, and K. Kurumada, GaAs LSI-directed} -layer technology the energy relaxation time, respectively, and these are usu- (SAINT), *IEEE Trans. Electron Devices,* **ED-29**: 1772–1777, 1982. ally given as a function of *^w*. As a more fundamental method to treat the nonequilibrium carrier transport, there is a
Monte Carlo simulation method (60). This method is suitable
for very high-speed GaAs LSI's with submicrometer gate length,
for studying fundamental carrier transpo

semiconductor device fields such as GaAs MESFETs, the sim-
ulation results have not necessarily been compared with ex-
for GaAs LSI circuits, IEEE Trans. Electron Devices, 38: 1271– perimental data. This situation is quite contrary to that in Si 1279, 1991. devices. To compare the simulation results with experiments 25. R. K. Cook and J. Frey, Two-dimensional numerical simulation of will contribute much to refining the models and optimizing energy transport effect in Si and GaAs MESFET's, *IEEE Trans.* the device structures. *Electron Devices,* **ED-29**: 970–977, 1982.

BIBLIOGRAPHY

- 1. F. Ren et al., III–V compound semiconductor MOSFETs using Ga2O3(Gd2O3)As gate dielectric, *IEEE GaAs IC Symp. Tech. Dig.,* 18–21, 1997.
- 2. C. A. Mead, Schottky barrier gate field-effect transistor, *Proc. IEEE,* **54**: 307–308, 1966.
- 3. W. W. Hooper and W. I. Lehrer, An epitaxial GaAs field-effect transistor, *Proc. IEEE,* **55**: 1237–1238, 1967.
- 4. J. Turner et al., *Inst. Phys. Conf. Ser.,* **9**: 234–239, 1971.
- 5. M. Fukuta et al., Mesh source type microwave power FET, *IEEE Int. Solid-State Circuit Conf. Tech. Dig.,* 84–85, 1973.
- 6. T. Mimura et al., A new field-effect transistor with selectively doped GaAs/n-Al_xGa_{1-x}As heterojunctions. *Jpn. J. Appl. Phys.*, 19: L225–L227, 1980.
- 7. J. M. Golio, *Microwave MESFETs & HEMTs,* Norwood, MA: Artech House, 1991.
- 8. M. Feng and J. Laskar, On the speed and noise performance of direct ion-implanted GaAs MESFET's, *IEEE Trans. Electron De-*
-
- produced with permission from H. Statz et al., GaAs FET device and
circuit simulation in SPICE, IEEE Trans. Electron Devices, **ED-34**(2):
160–169 (© 1987 IEEE).)
neering, 1990.
neering, 1990.
	- 11. W. Shockley, Unipolar field-effect transistor, *Proc. IRE,* **40**: 1365– 1376, 1952.
	-
	- lyced.
13. K. Lehovec and R. Zuleeg, Voltage-current characteristics of
13. K. Lehovec and R. Zuleeg, Voltage-current characteristics of
13. GaAs JFET in the hot electron range Solid-State Electron. GaAs JFET in the hot electron range, *Solid-State Electron.*, 13:
- To treat this problem, a hydrodynamic model that uses three and dimensional doping fluctuations, *J. Appl. Phys.,* **39**: 3897–
	- *vices,* **ED-21**: 549–562, 1974.
	- 16. M. Shur, *GaAs Devices and Circuits,* New York: Plenum Press, 1987.
	- 17. C. M. Snowden and R. E. Miles (eds.), *Compound Semiconductor Device Modelling, London: Springer-Verlag, 1993.*
	- 18. J. L. B. Walker (ed.), *High Power GaAs FET Amplifiers,* Norwood, MA: Artech House, 1993.
	- 19. J. Mikkelson, GaAs digital VLSI device and circuit technology, *IEDM Tech. Dig.,* 231–234, 1991.
- 20. N. Yokoyama et al., A self-aligned source/drain planar device for where *v* is the average electron velocity, *w* is the average electron ultra-high-speed GaAs VLSIs, *ISSCC Dig. Tech. Papers*, 218–
- τ_w are the effective mass, the momentum relaxation time, and τ_w . K. Yamasaki, K. Asai, and K. Kurumada, GaAs LSI-directed the energy relaxation time, respectively, and these are usu-
MESFET's with self-aligned impla
	-
	-
	-
	-
- 26. M. B. Das, Millimeter-wave performance of ultrasubmicrometer- 48. S. R. Blight, R. H. Wallis, and H. Thomas, Surface influence on and PBT structures, *IEEE Trans. Electron Devices,* **ED-34**: 1429– *Electron Devices,* **ED-33**: 1447–1453, 1986. 1440, 1987. 49. J. H. Zhao, R. Hwang, and S. Chang, On the characterization
- field-effect transistors, *Proc. IEE,* **113**: 1240–1248, 1966. *Electron.,* **36**: 1665–1672, 1993.
- 1991. **28**: L1734–L1736, 1989.
- 29. R. M. Nagarajan et al., Design and fabrication of $0.25~\mu$ m MES-*Devices,* **36**: 142–145, 1989. 383, 1992.
- 30. G. M. Martin et al., Compensation mechanism in GaAs, *J. Appl.* 52. K. Horio and K. Satoh, Two-dimensional analysis of substrate-
- 31. D. E. Holmes et al., Compensation mechanism in liquid encapsu- *tron Devices,* **41**: 2256–2261, 1994. lated Czochralski GaAs: Importance of melt stoichiometry, *IEEE* 53. K. Usami and K. Horio, 2-D simulation of kink-related sidegating
- 32. K. Horio, T. Ikoma, and H. Yanai, Computer-aided analysis of 1996. GaAs *n-i-n* structures with a heavily compensated *i*-layer, *IEEE* 54. W. Wilson et al., Understanding the cause of IV kink in GaAs
- 33. K. Horio, H. Yanai, and T. Ikoma, Numerical simulation of GaAs *GaAs IC Symp. Tech. Dig.,* 109–112, 1995. MESFET's on the semi-insulating substrate compensated by deep 55. W. R. Curtice, A MESFET model for use in the design of GaAs
traps, IEEE Trans. Electron Devices, 35: 1778–1785, 1988. integrated circuits IEEE Trans. Microw
- 34. T. Itoh and H. Yanai, Stability of performance and interfacial 448–456, 1980.
problem in GaAs MESFET's, IEEE Trans. Electron Devices, ED-56, W. R. Curtice problem in GaAs MESFET's, *IEEE Trans. Electron Devices,* **ED-** 56. W. R. Curtice and M. Ettenberg, A nonlinear GaAs FET model
- 35. C. P. Lee, S. J. Lee, and B. M. Welch, Carrier injection and backgating effect in GaAs MESFET's, *IEEE Electron Device Lett.*, 57. H. Statz et al., GaAs FET device and circuit simulation in SPICE,
IEEE Trans Electron Devices **ED-3**4: 160–169, 1987
-
-
- Y. Liu, R. W. Dutton, and M. D. Deal, Schottky contact effects in 60. C. Jacoboni and P. Lugli, The Monte Carlo Method for Semicon-
the sidegating effect of GaAs devices, IEEE Electron Device Lett., ductor Device Simulatio
- 39. S. J. Chang and C. P. Lee, Numerical simulation of sidegating KAZUSHIGE HORIO effect in GaAs MESFET's, *IEEE Trans. Electron Devices,* **⁴⁰**: 698– Shibaura Institute of Technology 704, 1993.
- 40. R. Y. Koyama et al., Parasitic effects and their impact on gallium arsenide integrated circuits, *Proc. 5th Conf. Semi-insulating III-*
- 41. C. L. Chen et al., Reduction of sidegating in GaAs analog and **TOR.** See METAL SEMICONDUCTOR FIELD EFFECT TRAN- digital circuits using a new buffer layer, *IEEE Trans. Electron Devices*, 36: 1546-1556, 1989.
- 42. W. Mickanin et al., Frequency-dependent transients in GaAs MESFETs: process, geometry and material effects, *IEEE GaAs IC Symposium Tech. Dig.,* 211–214, 1989.
- 43. K. Horio and F. Fuseya, Two-dimensional simulations of draincurrent transients in GaAs MESFET's with semi-insulating substrates compensated by deep levels, *IEEE Trans. Electron Devices,* **41**: 1340–1346, 1994.
- 44. Y. Kohno et al., Modeling and suppression of the surface trap effect on drain current frequency dispersions in GaAs MESFETs, *IEEE GaAs IC Symp. Tech. Dig.,* 263–266, 1994.
- 45. S. H. Lo and C. P. Lee, Analysis of surface trap effect on gate lag phenomena in GaAs MESFET's, *IEEE Trans. Electron Devices,* **41**: 1504–1512, 1994.
- 46. P. C. Canfield and D. J. Allstot, A *p*-well GaAs MESFET technology for mixed-mode applications, *IEEE J. Solid-State Circuits,* **25**: 1544–1549, 1990.
- 47. P. C. Canfield, S. C. F. Lam, and D. J. Allstot, Modeling of frequency and temperature effects in GaAs MESFETs, *IEEE J. Solid-State Circuits,* **25**: 299–306, 1990.

METAL SEMICONDUCTOR METAL PHOTODETECTORS 561

- gate field-effect transistors: a comparison of MODFET, MESFET the conductance DLTS spectra of GaAs MESFET's, *IEEE Trans.*
- 27. M. B. Das, Charge-control analysis of MOS and junction-gate of surface states and deep traps in GaAs MESFETs, *Solid-State*
- 28. J. M. Golio and J. R. J. Golio, Projected frequency limits of GaAs 50. H. I. Fujishiro et al., Modulation of drain current by holes gener-MESFET's, *IEEE Trans. Microw. Theory Tech.,* **39**: 142–146, ated by impact ionization in GaAs MESFET, *Jpn. J. Appl. Phys.,*
	- 51. A. Harrison, Backgating in submicrometer GaAs MESFET's op-FET's with parallel and π -gate structures, *IEEE Trans. Electron* erated at high drain bias, *IEEE Electron Device Lett.*, 13: 381
		- related kink phenomena in GaAs MESFET's, *IEEE Trans. Elec-*
	- *Trans. Electron Devices,* **ED-29**: 1045–1051, 1982. effects in GaAs MESFETs, *Solid-State Electron.,* **39**: 1737–1745,
	- *Trans. Electron Devices,* **ED-33**: 1242–1250, 1986. MESFET's with two-dimensional numerical simulation, *IEEE*
		- integrated circuits, *IEEE Trans. Microw. Theory Tech.*, **MTT-28**:
		- for use in the design of output circuits for power amplifiers, *IEEE* Trans. Microw. Theory Tech., **MTT-33**: 1383–1394, 1985.
- **EDL-3**: 97–98, 1982. *IEEE Trans. Electron Devices,* **ED-34**: 160–169, 1987.
- 36. M. A. Lampert and P. Mark, *Current Injection in Solids*, New 58. S. Selberherr, *Analysis and Simulation of Semiconductor Devices*, York: Academic Press, 1970.
37. K. Horio, K. Asada, and H. Yanai, Two-dimensional sim
- 37. K. Horio, K. Asada, and H. Yanai, Two-dimensional simulation
of GaAs MESFETs with deep acceptors in the semi-insulating
semiconductors, IEEE Trans. Electron Devices, **ED-17**: 38–47,
substrate, Solid-State Electron., 34
	-

V Materials, 203–212, 1988.
 METAL-SEMICONDUCTOR FIELD EFFECT TRANSIS-
 METAL-SEMICONDUCTOR FIELD EFFECT TRANSIS-
 METAL-SEMICONDUCTOR FIELD EFFECT TRANSIS-