move from the source to the drain electrode. In addition, a means the thickness of the low doped layer. Drift-diffusion smaller voltage between gate- and source-electrode generates and Monte Carlo simulations have predicted for *n*-type Sian electric field, which controls the electron flux from the and GaAs-based PBTs an available unity-current-gain f_T fresource to the drain, like the grid in a vacuum tube. Using ac quency as high as $50-130 \text{ GHz } (1-6)$. For that reason, PBTs voltage at the gate input, a significant voltage and current have been proposed for both high-speed logic circuits (7,8) and amplification arises at the drain, that is, the small gate volt- high-frequency high-power amplifiers or oscillators (9,10). In age controls the large electron current flux from the source to addition, PBTs were proposed for high-frequency high-voltage the drain. Due to the small distances between source and drain operation—for example, as class C amplifiers (9,10). A high of less than 1 μ m and the resulting high accelerating electric unity-current-gain frequency f_T in PBTs is mainly correlated field, the electrons move very fast from the source to the drain to a short drain–source distance *h* and a high free electron contact, meaning they have a small transit time corresponding density inside the channels. These parameters are strongly to a high transit frequency up to 100 GHz. Hence, PBTs are correlated with the channel and gate finger widths, because mainly suggested for radio frequency amplifiers. $\qquad \qquad \text{only transistors with threshold voltages in the range of zero}$

PBT, taking into account different semiconductor and metal materials, the history of the device, special physical effects, smaller gate–source distances than gate–drain distances—

tries with *n*-type semiconducting material. The thickness of the metal
or silicide layer, respectively, is the gate length l_s and the distance
between the two dashed lines, which limits the low doped regions, is
betwee

BIPOLAR PERMEABLE TRANSISTOR PBTs are, in principle, vertical MESFETs (metal semiconductor field effect transistor) with extremely short gate A permeable base transistor (PBT) is a special transistor lengths. The device structure of PBTs is characterized by a type, which operates like a vacuum tube (triode) inside semi- vertical $n^+ n n^+$ or $p^+ p p^+$ layer sequence, respectively, where conductor material. The transistor has three electrodes: in the lower doped *n*-layer (*p*-layer) a grid-like Schottky gate source, gate, and drain, as shown in Fig. 1(a). Between the is embedded or attached (see Fig. 1). The electric field around upper and lower electrode—source and drain—a semicon- the gate fingers controls the vertical majority current flux ducting material is sandwiched, in which a metal or metal- from the source to the drain. The obvious advantage of a PBT like grid is embedded. over a MESFET is the reduction of transit time due to the By applying a voltage between source and drain, electrons shorter gate length and the shorter channel length; the latter The following paragraphs describe the architecture of a exhibit high unity-current-gain frequencies. Asymmetric gate positions in long channel PBTs $(h > 600 \text{ nm})$ —that is, for plus a couple of device simulations for optimizing the PBT improve the high-frequency performance and the breakdown geometry for high-frequency applications. behavior (10–13). Only for *h* values below 200 nm, f_T values above 50 GHz may be expected. A further reduction of the channel length much below 200 nm and an increase of the channel doping concentration above 3×10^{17} cm⁻³ are physically limited by tunneling breakdown at the gate finger edges (14,15).

> For a large maximum oscillation frequency f_{max} , parasitic impedances are important—that is, the ratio of the finger width to the finger length b_f / z , low parasitic gate areas, and low series and source resistances. The essential intrinsic parameter for obtaining high f_{max} values is the ratio of the transconductance and the drain conductance $g = g_m/G_{DS}$, as shown in Tables 1 and 2 (1). Only for ratios above 10, f_{max} values in Si and GaAs PBTs were obtained (3,14,16,17). Better $g_{\rm m}/G_{\rm DS}$ ratios are the only advantage of GaAs over Si PBTs, because in a typical operation point both devices perform in the electron saturation velocity regime, which is approximately equal in both materials. However, due to the $\Gamma-L$ scattering in GaAs and the resulting negative differential slope in velocity–field curve the dc output characteristics of GaAs PBTs show a better saturation behavior and consequently a smaller drain conductance than do Si PBTs. [Table 1 (18–39); Table 2 (40–50)].

DEVICE ARCHITECTURE AND HISTORY

conductor; (c) the selectively grown PBT, where the channel and the lectively grown PBT with oxide above and below the metal source contact is selectively grown, for example, by chemical vapor grid (43). The latter type su deposition of Si, into an etched $SiO_2/metal/SiO_2$ sandwich. sitic capacitances above and below the metal grid and is often

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

480 BIPOLAR PERMEABLE TRANSISTOR

Table 1. Historical Development of Si PBTs

 a Asymmetric gate position $h_s/h_d \neq 1$.
^bHere $h_s = 0.25~\mu$ m, G_{DS} calculated from output characteristics, N_{D} average doping concentrations for nonconstant doping profiles. *c* Sub, substrate.

Table 2. Historical Development of GaAs PBTs

 a^a Here N_D values represent average doping concentrations.
*b*Here *G*'_{DS} values calculated from output characteristics.

called vertical MESFET (51). However, device shown in Fig. 1(c) includes the highest technological demand due to the selective epitaxial growth of the semiconductor in present of metal or silicide, respectively. Until now the best high-frequency performance of Si PBTs was achieved with the etchedgroove type. Unity-current-gain frequencies f_T and a maximum oscillation frequency f_{max} of 26 GHz were measured (16,26), whereas in GaAs the overgrown type reached record f_{T} and f_{max} values of 50 GHz and 220 GHz, respectively (47). In contrast to GaAs, where good PBT performances were achieved by epitaxial overgrowth of a tungsten grid (41), the heteroepitaxy of Si with metals or silicides, respectively, was a severe drawback for overgrown Si PBTs. Significant PBT data were not obtained by $\text{CoSi}_2/\text{Si}(111)$ heteroepitaxy until the end of the 1980s (Table 1) (33). Until now, the highest published unity-current-gain frequency f_T for overgrown $Si(100)$ PBTs with a buried $CoSi₂$ gate is 6 GHz, fabricated by high-dose ion implantation of Co into Si and subsequent rapid thermal annealing (36,38,52–54). The same results were achieved by MBE grown $Si/CoSi₂/Si$ layers (5).

The idea of the PBT arose from the static induction transistor (SIT), where a p^+ gate was embedded in *n*-type material (55), and the metal-gate transistor was proposed by J. Lindmayer in 1964 (56). However, the PBT in the present form was first realized using a tungsten grid in GaAs by C. O. Bozler in 1979 (40) Tables 1 and 2 sum up the historical development of Si and GaAs PBTs, respectively, by showing the main experimentally obtained device parameters—that is, the geometry, the transconductance, the drain conductance, and the measured high-frequency performance.

In the following paragraph, special physical effects of PBTs gime, (b) saturation region, (c) pinch-off, (d) punch-through. were investigated by overgrown *n*-type silicon-based PBTs. PBTs are unipolar devices and they operate like vertical short-channel MESFETs with the following advantages: direction (see Fig. 2), the parasitic space-charge regions at the

-
-
-
-

nel effects, which lead to unwanted high drain conductances. injected into the depletion layer, which is very thin between
In addition, the parasitic space-charge regions above and be. the gate fingers. If the pass time of In addition, the parasitic space-charge regions above and be-
low the gate fingers increase the gate canacitances so that space-charge region is smaller than the relaxation time, elec-
 low the gate fingers increase the gate capacitances, so that space-charge region is smaller than the relaxation time, elec-
small finger widths are necessary for reaching good high-fre-
trons can cross the depletion layer small finger widths are necessary for reaching good high-fre- trons can cross the depletion layer without charge compensa-
quency performances. Instead of the physical gate length L as tion by recombination or by relaxatio quency performances. Instead of the physical gate length l_g as *ion by recombination or by relaxation*, respectively. Then the *in* MESFETs with long gates $(l_z \ge 2 \mu m)$ an effective gate drain current is space-charge-li in MESFETs with long gates ($l_g \geq 2 \mu m$), an effective gate drain current is space-charge-limited and triode-like charac-
length l_{av} controls the main current flux from source to drain teristics are observed, as ca length l_{eff} controls the main current flux from source to drain teristics are observed, as can typically be seen in the lower in PBTs (10). Since the geometric gate length l_a is much part of the PBT output characte in PBTs (10). Since the geometric gate length l_g is much smaller than the depletion layers in the main current flux for low channel doping concentrations (52).

SPECIAL PHYSICAL EFFECTS IN PBTs Figure 2. Output characteristics and corresponding potential distribution at the gate fingers of a typical PBT (15). (a) Low-current re-

• The extremely short gate length ≤ 100 nm) is defined by entropy detection the effective metal setted in the form • The extremely short gate length (<100 nm) is defined by
the thickness of the metal or silicide layer and not by
ithography as in MESFETs.
Fig. $f(N_D, l_g, V_{DS}, V_G)$.
• Very short channel lengths (<500 nm) are easily obtain-

able not by lithography, but by the thickness of an epi-
taxial layer.
Low gate resistances with long gate widths $(>300 \mu m)$ is a function of both the gate and the drain-source voltages
taxial layer.
Low gate resistances Low gate resistances with long gate widths ($>300 \mu$ m) is a function of both the gate and the drain-source voltage.
are attainable by ridge-like gates without need for air-
For negative gate voltages or zero gate voltages are attainable by ridge-like gates without need for air-
bridges and respectively the channel is ninched off (Fig.
gate spacings respectively the channel is ninched off (Fig. gate spacings, respectively, the channel is pinched off (Fig. • The vertical structure easily permits three-dimensional 2c). In this regime a depletion layer and a potential barrier integration. exists between source and drain. By increasing the drain– source voltage V_{DS} , the electron concentration at the source The basic disadvantages of PBTs are the so-called short-chan-
nel of the space-charge regions grows up and electrons are
nel offects, which lead to unwanted bigh drain conductances
injected into the depletion layer, which

Figure 3. Small-signal equivalent circuit of a PBT in source config- • Gate finger length z uration, including both the intrinsic transistor, which is similar to a • Number of parallel gate fingers *i* standard MESFET equivalent circuit, and the external parasitic im p edances.
 • Total gate area A_G

tails from each nn^+ transition are superimposed. For typical effect do not affect the PBT behavior for choosing appropriate give the right tendencies for the device parameters. doping in the range of 5×10^{15} cm⁻³ to 3×10^{17} cm⁻³; thus shorter channel lengths require a higher doping concentra-
tion. On the other hand, the spillover effect leads to an ention. On the other hand, the spinlover effect leads to an en-
hand de-
creasing the mohility This may improve the channel MESFETs, a gate length below 100 nm is certainly reason-
creasing the mohility This may improve the creasing the mobility. This may improve the channel

equivalent circuit (EC) of a PBT, the device is compared with ues less than 100 nm have nearly no influence on the high-
a planar MESFET. The intrinsic lumped elements are shown frequency behavior of PBTs, i.e. the unity-c a planar MESFET. The intrinsic lumped elements are shown in Fig. 3 (41). This EC differs from that of a MESFET only by the drain-source capacitance C_{DS} , which considers the parasitic substrate capacitance in the MESFET model, but does not exist in PBTs. Vojak and Alley (58) neglect for simplification in their EC also the gate–source resistance. However, for the extrinsic device the parasitic pad impedances have to be taken into account (Fig. 3). Besides the dc transconductance g_m and the drain conductance G_{DS} the main interesting transistor parameters are the unity-current-gain frequency f_T , and the maximum oscillation frequency f_{max} . After Ref. 41 f_{T} can be written as

$$
f_{\rm T} = \left. \frac{\Delta I_{\rm D}/\Delta V_{\rm G}}{2\pi \Delta Q_{\rm T}/\Delta V_{\rm G}} \right|_{V_{\rm DS=const}} = \frac{g_{\rm m}}{2\pi (C_{\rm GS} + C_{\rm GD})} \tag{1}
$$

 Q_T is the total stored charge around the gate fingers. For the intrinsic EC in Fig. 2, f_{max} may be expressed as (59)

$$
f_{\text{max}} \approx \frac{\sqrt{g_{\text{m}}}}{4\pi C_{\text{GS}}} \frac{1}{\sqrt{\frac{C_{\text{GD}}}{C_{\text{GS}}}R_{\text{G}} + \frac{G_{\text{DS}}}{g_{\text{m}}}\left(R_{\text{GS}} + \frac{R_{\text{G}} + R_{\text{S}}}{1 + g_{\text{m}}R_{\text{S}}}\right)}} \qquad (2) \qquad F_{\text{tot}}^{\text{F}}
$$

This equation will be used further on to estimate the maximum oscillation frequency f_{max} .

PBT DESIGN

For optimizing the PBT performance the following technological dimensions and parameters are adjustable (Fig. 4):

- Gatelength *l*^g
- Channel doping $N_D = f(y)$
- Channel length h (h_d , h_s)
- Channel width b_c
- Gate finger width b_f
-
-
-

In contrast to MESFETs, in PBTs tunneling is the predom-
inant breakdown mechanism for reasonable channel doping
concentrations, due to the high curvature of the electric field
ines at the gate finger edges (14). Only for PBT operation is the spillover effect, which means the local rial—Si or GaAs—and on the bias conditions, but a typical enhancement of electron concentration in the low doped chan-
nel for short n^+nn^+ structures (57). In this case the diffusion the range of the data chosen here, with $V_G = 0 - 0.3$ V and nel for short n^+nn^+ structures (57). In this case the diffusion the range of the data chosen here, with $V_G = 0 - 0.3$ V and tails from each nn^+ transition are superimposed. For typical $V_{\text{DS}} = 2$ V. For that reason, channel lengths *h* between 200 nm and 1000 nm the spillover always the absolute highest attainable frequencies, but they

conductivity and consequently the PBT performance. able. By simulations in the present and in previous works In order to frame a matched small-signal high-frequency (e.g., Ref. 41) it has been shown that the gate length for val-
uivalent circuit (EC) of a PBT, the device is compared with ues less than 100 nm have nearly no influe

Figure 4. Typical realistic three-dimensional PBT structure of an overgrown type, considering the parasitic gate area. The main important transistor parameters are shown.

Figure 5. Simulation of transit frequency f_T and transconductance
 g_m versus gate length for a channel length $h = 200$ nm (dimensions

in nanometers), demonstrating that between 20 nm to 100 nm gate

length f_T and

quency f_T (Fig. 5). However, for a suitable gate resistance and for preventing tunneling breakdown at very low voltages the gate length should not be shorter than 30 nm (14). Hence gate
lengths l_e between 30 nm and 100 nm are appropriate values.
 h on f_T .

Channel Doping Concentration N_D **Channel Length** *h*

imately independent of the doping concentration in the channel, due $\frac{8}{10}$ do not consider the different threshold voltages V_T ; that is, to the electron spillover effect into the channel owing to the high the PBTs w doped emitter and collector regions. whereas the channels in the PBTs with small b_c cannot be

they proof the statement that for optimizing the transit frequency the channel length *h* is the main important parameter.

To investigate the influence of the channel doping concentra-

ion $N_{\rm b}$, a PBT structure with two different channel lengths
 $(h = 200 \text{ nm}, 400 \text{ nm})$, constant gate finger width $(b_t = 200 \text{ mm})$ was simu-
 $(h = 200 \text{ nm}, 40$ since breakdown and tunneling have to be taken into account. Nevertheless, for well-operating PBTs the channel width b_c and the doping concentration have to be chosen in a way that pinch-off is attainable. In longer channels $(h > 600 \text{ nm})$ the gate–source distance h_s determines the high-frequency performance (10), but from simulations with $(h = 600 \text{ nm})$ the gate position in the channel has nearly no effect on f_T . Comparing the results with those of Ref. 10 shows that enhancing the gate–drain distance reduces f_T with respect to a symmetric device with equal gate–source spacing. However, the breakdown voltage is increased. For high-frequency power applications, doping profiles with asymmetric gate positions in the channel are certainly reasonable as shown in Ref. 10.

Channel Width *b***^c**

For a constant doping profile the unity-current-gain fre- Figure 6. f_T versus channel doping concentration N_D with h as parameter ($b_c = b_f = 200$ nm). The curve for $h = 400$ nm increases the im Fig. 8, but for very short widths b_c the frequency f_T drops.
higher the channel

484 BIPOLAR PERMEABLE TRANSISTOR

a DD, drift-diffusion simulation.

b MC, Monte Carlo simulation.

gate capacitances become nearly independent of the channel spillover effect as mentioned above. doping concentration N_D due to the spillover effect. In order to find the best lateral PBT dimensions, some ana-

The gate finger width does not influence the transconduction of parameter gate impers i , the length of each gate imper z , takes the parameter of the the optimum b_f should be infinitesimally small. This is of course impossible to fabricate. For wide grid periodicities $b_c + b_f$ a small gate width would increase f_T , but note that
 f_{max} diminishes at the same time, because of the higher gate

finger resistance. The simulations show that for small grid

periodicities (≤600 nm) the ga values is nearly negligible. In Fig. 9, f_{max} was estimated for $3C_{GD}$ the f_{T} is nearly independent of the capacitance ratio PBTs with $V_{\text{T}} \approx 0$ and 1 mm total gate width using Eq. (2). C_{GD} and can be wri The calculations of g_m , G_{DS} , and $(C_{GS} + C_{GD})$ were simulated and physically reasonable parasitic resistances were as-

lytical estimations were performed and compared with the **Gate Finger Width** b_i simulated data. The gate area is related to the number of **parallel** gate fingers *i*, the length of each gate finger *z*, the

$$
A_{\rm G} = A_{\rm ac} + A_0 \approx z i (b_{\rm c} + b_{\rm f}) + A_0 \tag{3}
$$

Figure 8. f_T versus channel width b_c for various N_D values. The uppermost curve is simulated for zero threshold voltage, which seems to be the best case for PBTs in terms of high f_T values. For constant and $c \geq 3$, using simulated data and Eq. (2). Surprisingly, high f_{max} doping profiles the transit frequency depends strongly on the chan- values can be obtained also for a 600 nm channel width for short nel width. channel length and relatively low channel dopings.

Figure 9. Simulated f_{T} as a function of b_{c} and N_{D} for $V_{\text{T}} \approx 0$ and $R_{\text{GS}} = 2 \Omega$

try parameters:

$$
f_{\rm T} \approx \frac{3v_{\rm sat}}{4\pi} \cdot \frac{iz}{iz(b_{\rm c} + b_{\rm f}) + A_0} \tag{4}
$$

This approximation leads to reasonable f_T values for small channel lengths $(h \leq 400 \text{ nm})$, as can be seen by the comparison of the saturated-velocity model (SVM) with simulations in Fig. 7.

The plot of the transit frequency versus the number of parallel gate finger *i* for different finger length *z* obtained from Eq. (3) are shown in Fig. 10. For a given parasitic gate area A_0 the unity-current-gain frequency f_T rises with increasing number of gate fingers *i*. In addition, for PBTs with small active areas (e.g., for digital applications), it is more effective
to use a few longer gate fingers than to use a lot of small
fingers, because each additional finger contributes a parasitic
fingers, because each additio indicate the maximum f_T values for two different grid periodicities and $z \to \infty$.

 f_{max} , the transit frequency should be high and the gate resistance must be kept low. Therefore, obviously, each gate finger must not be too long and the number of parallel gate fingers not too small. For obtaining a more quantitative understanding of the problem, $f_{\rm max}$ from Eq. (2) can be written with g =

$$
f_{\text{max}} = \frac{1}{2} \sqrt{f_{\text{T}} f_{\text{GE}}} \frac{(1 + c^{-1})}{\sqrt{c^{-1} + g^{-1}}} \tag{5}
$$

quency f_T . Neglecting the Miller capacitance, the cut-off fre-
quency of the input low pass filter may be given by
Plots of f_{GE} and f_T as a function of the gate finger length *z*

$$
f_{GE} = \frac{1}{2\pi (C_{GS} + C_{GD})R_G}
$$
 (6)

Figure 10. f_T versus the number of parallel CoSi₂ gate fingers *i* for **BIBLIOGRAPHY** $b_c = b_f$ and $A_0 = 50 \mu m^2$ (1). The shorter the gate finger width the higher the part of the parasitic gate area, hence, the dependence of 1. A. Schüppen, M. Marso, and H. Lüth, Overgrown silicon PBT's: the number of gate fingers on the transit frequency is for short gate Calculations and measurements, *IEEE Trans. Electron. Devices,* fingers higher than for longer ones. **41** (5): 751–760, 1994.

In order to optimize the maximum frequency of oscillation For $z \ge b_f$ the gate resistance R_G of a typical Si/CoSi₂/Si PBT
the transit frequency should be high and the gate resis-

$$
R_{\rm G} = \frac{1}{i} \rho_{\rm CoSi_2} \frac{z}{l_{\rm g} b_{\rm f}}\tag{7}
$$

 $g_{\rm m}/G_{\rm DS}$, $c = C_{\rm GS}/C_{\rm GD}$, and $R_{\rm GS} = R_{\rm S} = 0$ as **Parallel circuits of many gate fingers reduce the absolute gate** resistance. This is an important advantage of PBTs over pla $f_{\text{max}} = \frac{1}{2} \sqrt{f_{\text{T}} f_{\text{GE}}} \frac{(1 + c^{-1})}{\sqrt{c^{-1} + a^{-1}}}$ (5) nar FETs or HEMTs (high-electron-mobility transistors), where technologically fussy air bridges and T gates have to be used for reducing the gate resistances. Despite the 40 nm That means that the maximum frequency of oscillation is pro-
portional to the geometric average of the cut-off frequency
 $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ are schieved with 40 parallel fingers of 10 μ portional to the geometric average of the cut-on frequency
 f_{GE} of input low-pass filter and the unity-current-gain fre-
 f_{GE} of input low-pass filter and the unity-current-gain fre-
 f_{GE} of f_{GE} of f_{B} of f_{B /mm, whereas T gates typically yield values of 250 $\Omega/$

> are shown in Fig. 11. The curves of $\sqrt{f_{GE}(z)} f_T(z)$, which is proportional to f_{max} , indicate that the highest f_{max} lay in the left part of the crossover of the $f_T(z)$ and $f_{GE}(z)$ function. For gate finger lengths *z* smaller than 10 μ m (b_f = 100 nm), f_{max} becomes nearly constant. Surprisingly, but in accordance with previous calculations (Fig. 9), *f* max reaches higher values for larger gate finger widths b_f . A simple calculation in Ref. 1 leads to the following expression, which describes the correlation of *z* and $b_f = b_c$:

$$
z < b_{\rm f} \sqrt{\frac{l_{\rm g}}{4\epsilon \rho_{\rm CoSi_2} v_{\rm sat}}} \tag{8}
$$

Note that Eq. (8) becomes independent of the parasitic gate area and the relation of the gate capacitances. This is an important boundary condition for obtaining PBTs with high $\frac{1}{100}$ f_{max} values.

486 BIPOLAR PERMEABLE TRANSISTOR

- 2. D. E. Snyder and R. L. Kubena, Evaluation of the permeable base 25. A. Gruhle et al., P-channel etched-groove Si permeable base tran-*IEDM Tech. Dig.,* **6**: 612–615, 1981. *ERC,* Nottingham, Bristol: Adam Hilger, 1990, pp. 41–44.
- 3. D. D. Rathman et al., The effect of base-Schottky geometry on Si 26. A. Gruhle et al., Silcon etched-groove permeable base transistor 191–193, 1984. *Eng.,* **15**: 27–30, 1991.
- **11** (4): 165–166, 1990. **1984**
- 5. T. Ohshima et al., High-speed SiPBT with buried single crystal 28. K. Ishibashi and S. Furukawa, SPE-CoSi₂ submicrometer lines silicide electrode by MBE, *IEDM Tech. Dig.*, 33–36, 1991.
- terisation of PBT structures, *Phys. Scr.*, **T54**:, 226–229, 1994.
-
- 8. A. Gruhle, Silizium permeable base transistoren, Dissertation,
- 9. G. D. Alley, *High-voltage two-dimensional simulations of perme*able base transistors, *IEEE Trans. Electron. Devices*, *ED-30*: 52-
- 10. D. D. Rathman, Optimization of the doping profile in Si perme-
 $Lett., 52 (11): 898-900, 1988.$ able base transistors for high-frequency, high-voltage operation, 32. T. Ohshima et al., Low temperature formation of Si/Silicide/Si
- *Films,* **184**: 275–282, 1990. 11. M. Mouis, Numerical study of a silicon permeable base transistor with a non-uniform doping profile, *Microelectron. Eng.*, 15: 31- 33. N. Nakamura et al., Fabrication of Si/CoSi₂/Si permeable base
- nism in the etched-groove silicon permeable base transistor, *IEEE Trans. Electron. Devices,* **39** (7): 1545–1550, 1992. 34. P. A. Badoz et al., Selective silicon epitaxial growth on a submi-
- tor, *J. Electron. Mater.,* **19** (10): 1123–1127, 1990. groove permeable base transistor on 6H-SiC, *Phys. Scr.,* **T54**: 56– 59, 1994. 35. P. A. Badoz et al., Permeable base transistor fabrication by selec-
- heterostructures for overgrown silicon permeable base transis-
- 15. A. Schüppen, Silicon permeable base transistors with buried
- 16. D. D. Rathman and W. K. Niblack, Silcon permeable base transis-
tors for low-phase-noise oscillator applications up to 20 GHz, 37. K. Nakagawa et al., Fabrication of CoSi₂ gate Si permeable base tors for low-phase-noise oscillator applications up to 20 GHz,
- 17. C. O. Bozler et al., 18.5-dB gain at 18 GHz with a GaAs perme-
able base transistor. IEEE Electron. Device Lett. **EDL-6** (9): 456– 38. A. Schüppen et al., Permeable base transistors with ion-imable base transistor, *IEEE Electron. Device Lett.*, **EDL-6** (9): 456– 458, 1985. planted CoSi2-gate, *Mater. Sci. Eng. B,* **B12**: 157–160, 1992.
-
- 1993. 1993. 1993. 1993. 1993. 1993. 1993. 1993. transistors fabricated with a new submicron technique, *IEDM* 40. C. O. Bozler, Fabrication and microwave performance of the per-*Tech. Dig.,* 646–649, 1982. meable base transistor, *IEDM Tech. Dig.,* **25**: 384–387, 1979.
- 1984. *vices,* **ED-27** (6): 1128–1141, 1980.
- Lett., **23** (9): 447-448, 1987. 43. H. Asai, S. Adachi, and K. Oe, Lateral GaAs growth over tung-
- *vices,* Tokyo, Vol. 7, Part III-3, pp. 43–49, 1988. tors, *J. Appl. Phys.,* **55** (10): 3868–3870, 1984.
- tor (PBT), *J. Cryst. Growth,* **95**: 490–493, 1989. 66–68, 1987.
- (12): 550–552, 1989. L113, 1986.
- transistor for application in silicon integrated logic circuits, sistors, in W. Eccelston and P. J. Rosser (eds.), *Proc. 20th ESSD-*
- PBT device performance, *IEEE Electron. Device Lett.,* **EDL-5** (6): fabrication with cutoff frequencies above 25 GHz, *Microelectron.*
- 4. A. Gruhle and H. Beneking, Silicon etched-groove permeable base 27. K. Ishibashi and S. Furukawa, A Si permeable base transistor by transistors with 90-nm finger width, IEEE Electron. Device Lett., metal/semiconductor h transistors with 90-nm finger width, *IEEE Electron. Device Lett.,* metal/semiconductor hetero-epitaxy, *IEDM Tech. Dig.,* 868–870,
- by lift-off using selective reaction and its application to a perme-6. S. Hatzikonstantinidou et al., Process optimisation and charac- able base transistor, *IEEE Trans. Electron. Devices,* **ED-33** (3):
- 7. C. O. Bozler and G. D. Alley, The permeable base transistor and 29. E. Rosencher et al., Si/CoSi₂/Si permeable base transistor ob-
its annihization to logic circuits. Proc. IEEE. **70** (1): 46–52. 1982. **imed** by silic its application to logic circuits, *Proc. IEEE*, **70** (1): $46-52$, 1982. tained by silicon molecular beam epit
A Curble Silicium permeable base transistene Discortation Electron. Lett., **22** (13): 699-700, 1986.
	- RWTH Aachen, Germany, 1989. 30. G. Glastre et al., Submicron PMMA/W/SiO₂ lithography for Si
G. D. Alloy High voltage two dimensional simulations of norme localized epitaxy, *Microelectron. Eng.*, 7: 1–10, 1987.
	- 31. G. Glastre et al., $CoSi₂$ and Si epitaxial in $\langle 111 \rangle$ Si submicron 60, 1983. lines with application to a permeable base transistor, *Appl. Phys.*
	- *IEEE Trans. Electron. Devices,* **37** (9): 2090–2098, 1990. double heterostructures by self-aligned MBE growth, *Thin Solid*
- 34, 1991. transistor using self-aligned and two step molecular beam epi-12. M. Mouis, Two-dimensional analysis of the breakdown mecha-
nism in the etched-groove silicon permeable base transistor 1989, pp. 85–88.
- 13. C. Frojdh et al., Processing and characterisation of an etched crometer WSi_2 grating: Application to the permeable base transis-
crows permeable base transistor on 6H-SiC *Phys Scr.* **T54** 56– tor, *J. Electron. Mat*
- 14. A. Gruhle et al., Application of MBE-grown epitaxial $Si/CoSi₂/Si$ tive epitaxial growth of silicon on a submicrometer WSi₂ grid,
heterostructures for overgrown silicon permeable base transis-
Appl. Phys. Lett.,
	- tors, *IEEE Trans. Electron. Devices*, **ED-38** (8): 1878–1882, 1991. 36. A. Schüppen et al., A permeable base transistor on Si(100) with A Schüppen et al., A permeable base transistor on Si(100) with A Schüppen Silicon per CoSi₂ gate, 1994.

	Proc. 20th ESSDERC, Nottingham, Bristol: Adam Hilger, 1990,
	- *IEEE MTT-S Dig.,* 537–540, 1988. transistor using Si-MBE, *Mater. Res. Soc. Symp. Proc.,* **220**: 497–
		-
- 18. D. D. Rathman et al., The microwave silicon permeable base 39. A. Schüppen et al., Submicrometre silicon permeable base trantransistor, *IEDM Tech. Dig.*, 650–653, 1982. sistors with buried CoSi₂ gates, *Electron. Lett.*, **29** (2): 215–216,
	-
- 20. D. D. Rathman et al., Silicon permeable base transistors, *Ext.* 41. C. O. Bozler and G. D. Alley, Fabrication and numerical simula-*Abstr. 16th Conf. Solid State Devices Mater.,* Kobe, pp. 305–308, tion of the permeable base transistor, *IEEE Trans. Electron. De-*
- 21. A. Gruhle, L. Vescan, and H. Beneking, Dual-gate silicon perme- 42. G. D. Alley et al., Millimeter-wavelength GaAs permeable base able base transistors built on LPVPE-grown material, *Electron.* transistor, *IEEE Trans. Electron. Devices,* **ED-29** (10): 1708, 1982.
- 22. M. Miyao, Si/silicide heteroepitaxy and its application to perme- sten gratings on (001) GaAs substrates by metalorganic chemical able base transistors, *Ext. Abstr. 7th Symp. Future Electron. De-* vapor deposition and applications to vertical field-effect transis-
- 23. T. Ohshima et al., Self-aligned NiSi₂ electrode fabrication by 44. R. Actis et al., Small-signal gain performance of the permeable MBE and its application to etched-groove permeable base transis- base transistor at EHF, *IEEE Electron. Device Lett.,* **EDL-8** (2):
- 24. P. Letourneau et al., Si permeable base transistor realization us- 45. Y. Takahashi et al., Microwave performance of GaAs PBT's fabriing a MOS-compatible technology, *IEEE Electron. Device Lett.,* **10** cated from MO–CVD wafers, *Jpn. J. Appl. Phys.,* **25** (2): L111–

BIPOLAR TRANSISTORS 487

- 46. M. A. Hollis et al., Reproducible fabrication of high-performance GaAs permeable base transistors, *IEDM Tech. Dig.,* 102–105, 1985.
- 47. M. A. Hollis et al., Advance in the technology for the permeable base transistor, *SPIE Adv. Process. Semicond. Devices,* **797**: 335– 347, 1987.
- 48. K. B. Nichols et al., High power-added efficiency measured at 1.3 and 20 GHz using GaAs permeable base transistor, *Proc. IEEE/ Cornell Conf. Adv. Concepts High Speed Semicond. Devices,* Ithaca, NY, 1987, pp. 307–315.
- 49. E. Kohn, U. Mishra, and L. F. Eastman, Short-channel effects in 0.5 - μ m source–drain spaced vertical GaAs FET's—A first experimental investigation, *IEEE Electron. Device Lett.,* **EDL-4** (4): 125–127, 1983.
- 50. R. C. Clarke et al., Fabrication technology for monolithic GaAs VFETs, *Proc. IEEE/Cornell Conf. Adv. Concepts High Speed Semicond. Devices,* Ithaca, NY, 1987, pp. 316–325.
- 51. W. Langen et al., Processing and characterisation of an etched groove permeable base transistor on 6H-SiC, *Proc. Eur. Solid State Device Res. Conf.,* 1994, pp. 635–638.
- 52. A. Schüppen et al., Effect of doping profiles on $Si/CoSi₂$ permeable base transistors, *Microelectron. Eng.,* **18** (3): 259–266, 1992.
- 53. S. Mantl, Ion beam synthesis of epitaxial silicides: Fabrication, characterization and applications, *Mater. Sci. Rep.,* **8** (1,2): 1– 95, 1992.
- 54. A. Schüppen et al., Phosphorus redistribution during the formation of buried CoSi₂-layers by ion beam synthesis, *Nucl. Instrum. Methods,* 1993.
- 55. S. Teszner and R. Gicquel, Gridistor—A new field-effect device, *Proc. IEEE,* December 1964, pp. 1502–1513.
- 56. J. Lindmayer, The metal-gate transistor, *Proc. IEEE,* **52**, 1751, 1964.
- 57. A. van der Ziel et al., Carrier distribution and low-field resistance in short $n^+n^-n^+$ and $n^+p^-n^+$ structures, *IEEE Trans. Electron. Devices,* **ED-30** (2): 128–137, 1983.
- 58. B. A. Vojak and G. D. Alley, A comparison of etched-geometry and overgrown silicon permeable base transistors by two-dimensional numerical simulations, *IEEE Trans. Electron. Devices,* **ED-30** (8): 877–883, 1983.
- 59. H. Beneking, *Feldeffekttransistoren,* Berlin: Springer-Verlag, 1973.
- 60. S. M. Sze, *Physics of Semiconductor Devices,* New York: Wiley, 1981.
- 61. L. D. Nguyen et al., Design, fabrication, and characterization of ultra thin high speed AlGaAs/InGaAs MOD-FET's, *IEDM Tech. Dig.,* 176–179, 1988.

ANDREAS SCHÜPPEN TEMIC Semiconductors