# **RADIATION EFFECTS**

Significant damage occurs to semiconductor devices exposed to ionizing and other types of radiation. Since the 1960s, considerable work has been done to investigate the effects of radiation on semiconductor devices. Some of the earlier work on the effects of radiation on semiconductor devices focused on

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright © 1999 John Wiley & Sons, Inc.

polar transistors) caused by displacement damage and on also trigger high-current conditions that result in circuit failtransient radiation effects caused by high dose rate pulses of ure. Examples of this type of hard error are single-event ionizing irradiation. A large portion of this early work origi- latchup (SEL) in silicon-controlled rectifiers (SCRs) and nated from studies of the effects of nuclear explosions on CMOS and bipolar ICs, single-event snap-back (SES) in semiconductor devices. Displacement damage occurs as a *n*MOS devices, and single-event burnout (SEB) in power tranhigh-energy particle, for example, a proton or neutron, col-<br>sistors. lides with an atom in a material. The high-energy particle The early studies of radiation effects on electronic devices can knock an atom from its lattice site to an interstitial site were funded primarily through military programs. Governcreating a vacancy/interstitial pair. This results in deep and ment funding constituted a significant portion of the funding shallow trap sites in the material that can compensate for for advanced semiconductor device development and governmajority carriers, cause carrier removal, and act as generat- ment agencies influenced device development. Consequently, ing, recombining, and trapping centers. Displacement effects the major focus was on investigating the effects of and hardare important primarily for minority carrier and optoelec- ening devices to radiation from nuclear environments and on tronic devices. A high dose rate pulse of ionizing radiation improving device performance to displacement, total dose iongenerates many electron-hole pairs in a short time. Photocur- ization, and high dose rate pulse effects. Single-event effects rents are generated that cause temporary loss of stored infor- were relatively unimportant because devices were relatively mation or disrupt functional operation of an IC (dose rate up- simple and operated at high voltage levels. Hardening devices set). In some cases, the resulting high currents can cause was relatively straightforward. Many commercial semiconpermanent damage in a device. ductor suppliers worked with government laboratories to

In 1964, Hughes and Giroux (1) found that MOS devices manufacture radiation-hardened devices. are very sensitive to ionizing irradiation. Prior to this work, Today, the emphasis of radiation-effects studies has it was commonly believed that ionizing irradiation had little changed dramatically. With the end of the cold war, governeffect on MOS devices. After the initial work by Hughes and ment funding for studies of nuclear radiation effects has Giroux, a large amount of work investigated the mechanisms dropped substantially. Commercial IC development is rapidly for ionizing radiation effects in MOS devices and methods for progressing and government funding constitutes only a small hardening MOS devices to ionizing irradiation. Total dose ion- fraction of the money spent on advanced semiconductor develization degradation occurs as energetic particles (e.g., pro- opment. As such, individual government agencies have little tons, electrons, X rays, gamma rays) ionize atoms in the ma- influence on commercial IC development. Only a few commerterial creating electron-hole pairs. Ionizing radiation induces cial IC suppliers are willing to work with government laborasignificant charge buildup in oxides (e.g., the gate oxide of a tories to manufacture radiation-hardened devices. MOS transistor or the field oxide of a MOS or bipolar IC) Meanwhile, the number of commercial and military space causing large threshold-voltage shifts and decreases in carrier programs has increased dramatically. The complexity of ICs mobility for MOS transistors and decreases in gain for bipolar in space systems (both commercial and military) is rapidly transistors. This results in large increases in the static power advancing. As a result, now more emphasis is placed on sinsupply of an IC, degradation in timing, and potentially loss gle-event effects. As dimensions of integrated circuits (ICs) of functionality. Total dose ionizing radiation often results in continue to shrink and power-supply levels decrease, less rapermanent or long-term degradation. There are many poten- diation-induced charge is required to upset electronics, and tial environments that expose devices to ionizing irradiation. present-day ICs are becoming more susceptible to single-Two of the most studied ionizing radiation environments are event effects. Single-event effects are no longer a problem

and displacement damage, energetic particles, such as pro- in low-altitude aircraft. As electronic technologies continue to tons, alpha particles, and heavy ions in space, also cause sin- advance, radiation-induced effects on IC reliability are becomgle-event effects (SEEs). As a single high-energy particle (e.g., ing increasingly important even for commercial electronics energetic heavy ion, proton, alpha particle, or neutron) strikes used on earth. a material, it generates a dense plasma of electron-hole pairs The reduction in government funding and the number of along the path of the particle, which triggers a variety of suppliers of radiation-hardened devices has also increased the SEEs. Single-event effects are classified into two types: *soft* use of nonhardened, commercial, off-the-shelf (COTS) compo*errors,* which cause no permanent damage and are correcta- nents in space systems. The total dose irradiation margin beble, and *hard errors,* which result in permanent damage to tween device failure and system requirements is often small the device. A single event upset (SEU) is an example of a soft for COTS devices. This makes methods for ensuring device error, where only the logic state of the circuit is changed. hardness in space based on laboratory measurements increas-SEUs were first observed in space in 1975 (2). Soft errors of- ingly more important. Now a larger fraction of government ten are corrected by reloading the original information into a funding is spent on developing techniques for improving hardmemory element or by restarting an algorithm in a CPU. If ness assurance test guidelines. the error rate caused by single-event upsets is too high, per- Because of the changing emphasis of radiation-effect studformance degradation and even system failure results. Hard ies, we focus the following discussion on those effects pertierrors are observed in circuits where high electric fields are nent to space and terrestrial radiation, namely, single-event present across insulating layers, such as nonvolatile memo- and total dose ionization effects. Emphasis is placed on those ries and thin gate oxides. Here, permanent damage is induced effects relevant to MOS transistors and ICs. MOS devices conby energy deposition in a small region of the dielectric after stitute a major portion of the electronics of nearly all modern the passage of a high-energy particle. This effect is termed space systems. The material covers radiation effects in both

radiation-induced damage in minority carrier devices (e.g., bi- single-event gate rupture (SEGR). Protons and heavy ions

those of a nuclear explosion and space.  $\Box$  only for devices in space systems. Naturally occurring terres-In addition to causing total dose ionization degradation trial radiation also induces single-event upsets on earth and

commercial and hardened devices. Although we focus on MOS ergy deposited along or near the particle's path, whereas stoptechnology, the effects of radiation-induced charge buildup in ping power considers all energy lost to the material. This dis-MOS oxides can be applied to understanding radiation effects tinction is important when considering energy deposition and in other types of device technologies. For example, recent collection on a microscopic scale, where track structure may work has shown that the amount of gain degradation of bipo- be important. In most cases, however, mass stopping power is lar transistors increases as the dose rate of the radiation used to estimate LET, and the terms are used synonymously source decreases (3–5). The cause of the increased degrada- in the remaining text. The dependence of LET on energy has tion at low dose rate is related to the buildup of trapped posi-<br>tive charge and interface traps in oxides over the base region ion in silicon. A carbon atom, for example, has a peak LET of tive charge and interface traps in oxides over the base region ion in silicon. A carbon atom, for example, has a peak LET of of  $n-p-n$  transistors (6,7) and the buildup of traps along the about 6 MeV-cm<sup>2</sup>/mg, and LET decr of  $n-p-n$  transistors (6,7) and the buildup of traps along the about 6 MeV-cm<sup>2</sup>/mg, and LET decreases on either side of this base/oxide interface of  $p-n-p$  transistors (4,5,8). The effects neak The energy at the neak incre of charge buildup on gain degradation are unique to bipolar  $\frac{1}{10}$  transistors, but defects responsible for degradation of bipolar

sition from the earth's surface to the interplanetary environ-<br>ment of space probes. In space, only protons and heavy ions<br>have surfluided a total-dose range of less than 1 krad(Si) to<br>have sufficient mass and energy to c both protons and electrons contribute to total dose damage. In the terrestrial environment, cosmic rays and secondary particle showers cause upsets in ground-based electronics and **Natural Space Radiation**

Before proceeding, it is important to define a few commonly space. used terms to describe space and terrestrial radiation. As a particle passes through a material it loses energy by collisions with the electrons (electronic stopping) and nuclei (nuclear **The Earth's Radiation Belts.** Energetic, charged particles in with the electronic stopping) and nuclei (nuclear **The Earth's Radiation Belts.** Energetic, charge stopping) of the target material (9). The rate of energy loss the near-earth environment are trapped in the earth's mag-<br>ner unit path length  $dE/dx$  from both mechanisms is called metic field forming regions that are call per unit path length, *dE/dx*, from both mechanisms is called netic field forming regions that are called the van Allen radia-<br>*the total stopping nower and is expressed in units of erg/cm* tion belts after James van Allen the total stopping power and is expressed in units of erg/cm. tion belts after James van Allen, who designed the first in-<br>Mass stopping power is the energy loss per unit mass per struments to measure and analyze the earth Mass stopping power is the energy loss per unit mass per struments to measure and analyze the earth's radiation belts area.  $1/aE/dx$ , where a is the density of the target material (10). The structure of the earth's magneti area,  $1/\rho dE/dx$ , where  $\rho$  is the density of the target material. In single-event effects studies, we normally consider the sphere, defines the shape of the radiation belts, which to first amount of energy transferred per unit path length to a given order, can be described as a series of concentric shells of dematerial, where linear energy transfer (LET) is given in units creasing magnetic flux with increasing altitude. Each shell of  $MeV/mg/cm<sup>2</sup>$  (or MeV-cm<sup>2</sup>/mg). LET considers only the en- (called L shells) is given as a dimensionless number in units

peak. The energy at the peak increases with the mass of the

transistors, but defects responsible for degradation of bipolar In many environments, particle flux is isotropic and strikes are similar to those responsible for degrading MOS a system from any direction. Here it is defin

deposited must be specified for the material of interest. For **SPACE AND TERRESTRIAL RADIATION** example, for a MOS transistor, total dose is measured in units of rad(Si) or rad(SiO<sub>2</sub>). For a space satellite, the average dose The particle flux in natural radiation varies widely in compo-<br>sition from the earth's surface to the interplanetary environ-<br> $10^{-3}$  rad(Si)/g. For a five vear space mission, these desc rates

in aircraft electronics. A detailed understanding of the radia-<br>
tion environment is necessary to estimate device reliability<br>
and a transient component. The former consists of energetic,<br>
and, ultimately, the useful life influence of the near-earth environment on terrestrial and<br>low-altitude radiation.<br>low-altitude radiation. storms. This section discusses the major factors in the steadystate and transient environments that influence the perfor- **Definition of Terms** mance of integrated circuits and semiconductor devices in



**Figure 1.** Density of the van Allen radiation belts formed by the earth's magnetosphere. The proton belt has a single peak at about 1.5 Re, and the electron belt is double peaked at 1.4 Re and 4.9 Re. Note that the belts are actually toroidal but are separated here for clarity.

of about 1,000 km at the magnetic equator. The most abun- ray flux provides a steady background radiation on the order dant particles are electrons and protons. However, some low- of tens of particles per square centimeter-second that, because energy heavy ions are also found. The distribution of trapped of their high LET, must be considered in spacecraft system protons with energy greater than 10 MeV consists of one re- design to ensure survival. gion that peaks at about 5,000 km and extends to about 18,000 km (3.8 earth radii). Higher energies are confined to **Solar Flares.** Solar flares contain high fluxes of protons, vided into *inner* and *outer* radiation belts. The inner belt peaks at approximately 4,000 km and extends to about 9,600 km (2.8 earth radii) whereas the outer belt ranges from 11,500 km to about 70,000 km (12 earth radii). In low-earth orbit (LEO), spacecraft encounter both inner belt electrons and protons, whereas in geosynchronous orbit (GEO), about 35,775 km, primarily outer belt electrons are encountered. The most intense total dose radiation environment is at half geosynchronous orbit, about 17,500 km.

**The South Atlantic Anomaly.** Above the Atlantic Ocean off the South American coast the magnetosphere dips toward the earth causing a region of increased proton flux, called the South Atlantic anomaly (SAA). This region extends as low as 500 km. The proton flux of particles with energy greater than 30 MeV is 104 times more intense at 1,000 km in the SAA than at comparable altitudes over other regions of the earth. At higher altitudes the magnetosphere is more uniform and the proton flux depends only on the L shell.<br>**Figure 2.** Galactic cosmic ray particle spectrum as a function of

The relative composition of the GCR flux depends highly on considered (11).

of earth radii (Re =  $6371 \text{ km}$ ). Because the magnetic field the ion species, as shown in Fig. 2 (11). Its composition is lines in a dipole field converge at the north and south mag- roughly 85% protons, 14% alpha particles, and 1% heavy nunetic poles, the distance between L shells decreases at polar clei, and spans more than 11 orders of magnitude in flux. latitudes, whereas the shells extend farthest at the magnetic Note that there are four orders of magnitude difference in the equator, which is tilted 11<sup>°</sup> from the earth's geographic equa- intensity of iron, the most abundant high LET heavy ion, and tor. A more detailed description of the earth's magnetosphere protons. The flux for each species peaks at energies of 100 to and its effect on the radiation environment can be found in 1000 MeV/nucleon, then tails off to energies as high as 100 Ref. (10). GeV/nucleon (12). At these energies it is virtually impossible The radiation belts, depicted in Fig. 1, begin at an altitude to shield circuits from heavy ion strikes. The galactic cosmic

the lower L shell. So, for example, the 400 MeV distribution electrons, and some energetic heavy ions, and generally last extends only from  $L = 1.2$  to 2. Normal intensities for proton from hours to days (13). Because these fluxes are orders of flux are on the order of  $10^6$ /cm<sup>2</sup>-s. The electron belts are di- magnitude higher than the steady-state flux of the radiation



mass. Protons and helium ions are the most abundant elements, but Galactic Cosmic Rays. Galactic cosmic rays (GCR) originate there are a significant number of heavier elements up to Fe. Due to outside the solar system and propagate throughout all space. their high LET, even the low flux of ions heavier than Fe must be

belts and the GCR flux, peak error rates in satellites are dominated by solar protons and heavy ions. Proton fluence during a large flare can exceed  $10^{10}$  p/cm<sup>2</sup>, and can have energies greater than 100 MeV. Depending on the energy spectrum of a given flare, solar protons extend to altitudes as low as 5 earth radii. Flares also inject energetic particles into the earth's radiation belts, some of which are trapped and form new radiation belts persisting for months (14). Early researchers thought that large flares were anomalous events. Now it is known, however, that the fluence distribution of flares forms a continuum that is well described by an extreme value distribution (15), which predicts a 10% chance per year of a large flare during the seven active years of the 11-year

Solar cycle.<br>Coronal mass ejections (CMEs) are solar events in the<br>sun's chromosphere that eject large quantities of highly ion-<br>ized gas into interplanetary space and have an associated<br>magnetic bubble (16). When this mag earth's magnetosphere the resulting shock accelerates charge particles into the radiation belts. For large CMEs, the magne- With the development of improved solar flare models, howturbations of the magnetosphere, can persist for hours to days worst-case environment (19). after a large transient, and are associated with CMEs, flares, The earth's magnetosphere screens out particles below a and changes in the embedded solar magnetic field. The solar specific energy determined by the particle's magnetic rigidity, wind is a steady stream of protons, electrons, doubly ionized which is defined as the momentum per unit charge, and the helium, and a small quantity of heavier ions that emanate local field strength. The magnetic field deflects particles with from the sun's outer atmosphere and permeate throughout lower rigidity and prevents their further penetration. Near the solar system and beyond (17). While the solar wind has the equator the earth's magnetic field screens all but the most an average variation that follows solar activity, it can change energetic ions, whereas the particl by orders of magnitude in a period of hours during CMEs and significantly attenuated. flares. Electrons dominate the total dose contribution from The penetration range of cosmic rays in a material dethe solar wind. However, their energies are in the eV to keV pends on their energy. Therefore, the skins of a spacecraft range and are easily stopped by thin shields. CMEs and the and electronic boxes provide some degree of shielding to elecsolar wind do not contribute significantly to total dose or SEE tronic components. The degree to which a spectrum is affected in spacecraft systems. However, they can cause significant by shielding depends on the hardness of the spectrum. Addicharging on exposed dielectric surfaces. After a critical charge tional shielding may prove effective against low energy comis reached, these insulators destructively discharge. Dielectric ponents but is relatively ineffective in reducing hard compo-

and solar-flare fluxes to the total particle flux depends on so-  $cm<sup>2</sup>$  range (300 mils to 1.45 in. thicknesses). Only when lar activity. The galactic component, for example, is affected shielding is on the order of 50 to 100  $g/cm^2$  is this spectrum by the screening effect of the solar wind. As solar activity de- appreciably attenuated (20). Spacecraft walls are normally creases, the galactic component increases. On the other hand, about 100 mils thick. Recent honeycomb construction to rethe interplanetary and flare components increase with solar duce weight provides even less shielding. activity because they are composed primarily of particles orig- The combined contribution of trapped electrons, protons, inating in the sun. The change in the integral LET spectra and solar flare protons to ionizing dose accumulated to a (total flux of particles with LET greater than or equal to a spacecraft is shown in Fig. 4 as a function of altitude and given LET) as a function of solar activity is shown in Fig. 3 aluminum shielding thickness. Two peaks are evident: the for a spacecraft in geosynchronous orbit. These particular first at 3,000 km is caused primarily by trapped protons, curves were calculated for 25 mils of aluminum. The lowest whereas the second peak at 17,000 km is caused by trapped intensity (curve a) occurs at the solar maximum excluding so- electrons. As shielding thickness increases from 100 to 300 lar flares. This represents the absolute minimum in a geosyn- mils, the first peak decreases by a factor of 3, whereas the chronous orbit. The environment at solar minimum (curve b) second peak decreases more than 60-fold. This clearly illusdescribes the environment for approximately 40% of the time. trates the effectiveness of shielding against electrons and the This is the pure galactic cosmic ray spectrum. If we add solar difficulty of shielding against high-energy protons. As an exflares to this, the 90% environment results (curve c). Alterna- ample of how this information is useful for ensuring survival tively, we say that the environment is more severe than curve of a space-based system, consider the annual dose accumu- (c) only 10% of the time. This curve, called Adams' 10% worse- lated to a system in three different orbits with 100 mils of case environment, has been used quite frequently to repre- aluminum shielding. A spacecraft in a low earth orbit of 800 sent the space environment in error rate calculations (18). km receives an annual dose of only 300 rad(Si), whereas a



tosphere is significantly perturbed, reducing the magnetic ever, now in the solar minimum environment with a separate shielding experienced by satellites. Magnetic storms are per- model for solar flares is considered the best estimate of the

energetic ions, whereas the particle flux at the poles is not

charging must be considered in overall system design. nents, such as high-energy protons and the galactic cosmic ray spectrum. For example, the GCR spectrum is only mar-**Dependencies.** In earth orbit, the contribution of the GCR ginally reduced for aluminum thicknesses in the 2 to 10  $g$ /



ondary particles that includes protons, neutrons, pions, muons, electrons, and photons. The density of secondaries depends highly on altitude, latitude, longitude, and the variation of the primary GCR flux with solar activity. It peaks at an altitude of about 15 km, just above commercial airplane altitudes and decreases at lower altitudes because of absorption and thermalization processes that remove secondaries (21). The neutron flux in the energy range from 1 to 10 MeV has a maximum at an altitude of 18.3 km (60 kft), but is significant as low as 9 km (30 kft). Taber and Normand (22) have shown a strong correlation between the upset rate observed in a 64 kbit memory and measured neutron flux as a function of altitude (Fig. 5). Note that the error rate has been scaled by a factor of  $10<sup>7</sup>$  to plot it on the same graph. Similar correlations have been demonstrated as a function of latitude. Secondary protons are considered a possible cause for in-flight SEU. However, their latitude dependence does not correlate with the measured data.

SEUs are also observed at ground level and their frequency and distribution are consistent with terrestrial cosmic rays. Ziegler (21) showed that the frequency of errors in large computer memory systems, for example, scales linearly with altitude of the city in which they are located. In a test of both SRAM- and DRAM-based systems, a 13 time increase in error rate was observed as altitude increased from sea level to<br>10,000 ft (Leadville, CO). Similarly, error rate decreased as<br>concrete absorber thickness increases. More recently, Lage<br>(23) showed that SEUs reduced by terrestria present a lower limit to system error rates after other sources in avionics are well correlated with the neutron flux of the secondary of bit errors, such as package alphas, have been considered. showers (22).

Terrestrial cosmic-ray-induced upset poses a significant challenge to the reliability of future systems. Although error correction and detection (EDAC) techniques are successful for mitigating upsets in memory systems, the possibility that new upset mechanisms will surface with next-generation technologies, such as logic upsets, cannot be discounted. New materials used for improved performance in advanced IC technologies can also introduce new sources of particle flux. Solder bump interconnects in flip-chip packaging can be a source of alpha particles if high purity lead is not used. Now the effect of technology and design changes on SEU is a firstorder consideration for next generation ICs.

### **SINGLE-EVENT EFFECTS**

The field of single-event effects (SEE) deals with the response **Figure 4.** Annual ionizing dose accumulated as a function of altitude<br>with shielding thickness from 100 mils to 300 mils of aluminum.<br>or a heavily ionized iron nucleus. There is a wide variety of effects, but the classic effect is termed single-event upset spacecraft in geosynchronous orbit at 35,000 km receives<br>about 10 krad(Si) per year. A system in half-geosynchronous<br>orbit, 17,500 km, receives a dose in excess of 100 krad(Si) per<br>year. For a ten-year design lifetime the Terrestrial Radiation. As galactic cosmic rays interact with For memory devices, this event can change stored informa-<br>the earth's upper atmosphere, they produce a shower of sec-<br>tion. For complex ICs, such as microprocess





from the decay of radioactive material in ceramic packages. That same year, Pickel and Blandford (25) reported soft errors in *n*MOS DRAMs in space. Proton- and neutron-induced upsets were observed by Guenzer and co-workers in 1979 (26). Since that time, upsets have been observed in many satellite systems and are a major design consideration for any spacebased system.

Single-event effects have traditionally been a concern only for semiconductors used in space environments, where devices are exposed to a high flux of radiation. The continuing decrease of feature size in ICs and the commensurate decrease in charge representing information has led to increased SEU sensitivity. The universality of this trend was noted by Petersen and Marshall (27), who observed a power law dependence of critical charge to upset as a function of technology feature size for a wide variety of technologies (Fig. 6). At technology scaling levels of 0.5  $\mu$ m and below, they predicted that critical charge would decrease to less than 5 fC. In fact, now upsets due to terrestrial cosmic rays are being observed in large memory systems at sea level (28) and in avionics systems at altitudes from 30 to 60 kft (29). Recently, Johnston (30) noted that data from submicron IC technologies suggest that this trend may not continue unabated, because chip manufacturers have added capacitance to memory designs to reduce alpha-particle sensitivity.

The field of SEE encompasses a wide range of disciplines including high-energy physics, cosmic ray physics, solid-state physics, electrical engineering, IC processing, circuit design and analysis, system architecture, and computer modeling. Figure 7. Charge collection mechanisms include photocurrent collec-<br>Despite the breadth of overlap among many areas of research, tion due to (a) drift in the deple a working knowledge of the important effects can be obtained sive charge collection; and (b) shunt charge collection when regions by mastering a few concepts from these diverse areas.  $\qquad \qquad$  of like doping are connected by a plasma shunt.

# **SEE Mechanisms**

The underlying processes that determine SEE sensitivity are charge deposition and charge collection in semiconductor materials. Charge deposition processes were discussed briefly in the introduction. Here, we discuss in more depth the charge collection processes that ultimately determine whether a device experiences an upset or destructive SEE after an energetic particle strike.

The dense plasma of electrons and holes generated along the track of a heavy ion strike are collected through a variety of mechanisms. Charge collection in the semiconductor itself includes drift collection in high electric field regions and diffusive charge collection outside field regions. These processes are illustrated in Fig. 7(a). Charge carriers generated in the initial depletion region are separated by the existing electric field and are rapidly collected. Holes are swept to the *p*-type side of the junction, and electrons are swept to the *n*-type side **Figure 6.** Critical charge as a function of critical dimension for vari- of the junction, resulting in a current pulse. The charge ous technologies. Historically, power law dependence has been ob- plasma surrounding the ion track can be dense enough to perserved (27). reaches well beyond the extent of the original depletion region of the *p–n* junction into the more lightly doped side of the in improper execution of a program and even in the processor incition. As equilibrium is reestablished, the extended field<br>
locking up.<br>
SEU was first observed experimentally in 1975, when<br>
Binder et al. (2) attributed bit



the order of 10 to several 100 ps, depending on doping levels in the substrate and are faster than circuit response times in present technologies.

Outside the high field regions of the junction and the field funnel, charge is collected by diffusive processes driven by concentration gradients in quasi-neutral regions of the semiconductor, as described by Kirkpatrick (34) for single-event upset. This process occurs later and extends to as long as 10 ns, which is on the order of the circuit response time or slower. The shape of the charge collection transient can be a first-order concern for determining upset sensitivity, depending on the technology and circuit design. This is discussed further in the next section.

In some IC technologies, parasitic three-layer *n–p–n* and *p–n–p* structures are formed that are sources of shunt current or bipolar gain when charge is generated in the base region. In the first case, a heavy ion strike can connect regions of similar doping that are separated by a region of opposite **Figure 8.** A typical upset cross-sectional curve is compared to an was observed by Hauser et al. (35), in CMOS test structures ual threshold and an ambiguous saturation cross section. and by Sexton et al. (36) in pass transistors in a CMOS technology. Bipolar gain results when the initial charge generated in the base turns on a parasitic bipolar transistor that subse- cross section. Below the threshold, no cell upsets, whereas quently injects much more charge in the circuit than was orig- above the threshold, all sensitive cells upset. inally deposited by the heavy ion. Although this effect has For a real device, however, there is a distribution of

The sensitivity of an IC to single-event upset (SEU) is expressed as the ratio of number of upsets to the total particle where  $L_0$  is the ion LET at normal incidence and  $\theta$  is angle of fluence, that is, # upsets/ $(\#$  particles/cm<sup>2</sup>). Because this term tive region of the chip, whereas the saturation cross section bility estimating techniques.



doping, as seen in Fig. 7(b). A charge can flow between like ideal curve. The ideal curve has an abrupt threshold and a well-deregions when a potential difference exists. This *shunt* effect fined saturation cross section, whereas measured curves show a grad-

been observed only in specialized cases to date, this mecha- thresholds due to variation of charge collection across a cell nism may dominate as technologies scale to deep submicron and cell-to-cell variation in sensitivity, resulting in a<br>levels in coming years (37). Similar structures occur in sili- smoothly increasing cross section with LET. smoothly increasing cross section with LET. As LET incon-on-insulator (SOI) technologies and can result in an in- creases, more regions of the device are sensitive to upset. The measured cross section increases until all sensitive regions float (38). upset and the cross section curve saturates. Cross-sectional curves are sometimes plotted as a function of linear charge sensitive volume (SV). As the previous discussion indicates, deposited (LCD) with *x*-axis units of picocoulombs per mimultiple mechanisms contribute to charge collection making crometer (for silicon, 1 MeV-cm<sup>2</sup>/mg is equivalent to 0.0104 it difficult to define a SV clearly. Additionally, circuits sensi- $pC/\mu m$ ). Measured upset curves such as this are taken over a tive to the rate at which charge is collected have a SV that range of LET, where LET is increased by using higher *Z* ions varies with circuit operation. In spite of these complexities, (for C to Ni ions used here, LET ranges from 2.5 to 28 MeVthe SV concept is widely used because of the intuitive insight  $cm<sup>2</sup>/mg$ ). LET is also varied by increasing the angle of the ion it gives to the underlying physical processes, and it is useful strike relative to the surface normal, thereby increasing the as a mathematical construct in error rate prediction method- path length through the SV and increasing the amount of ologies (discussed in the Error Rate Prediction section). charge deposited in the SV. This results in a higher ''effective LET," given by:

**Single-Event Upset** 
$$
L_{\text{eff}} = L_0 \cos \theta
$$
 (1)

fluence, that is, # upsets/(# particles/cm<sup>2</sup>). Because this term incidence relative to the surface normal. The effective LET has units of square centimeters, it is called the error cross approximation has been used exten has units of square centimeters, it is called the error cross approximation has been used extensively in the past for large section. Experimental cross-sectional data are normally plote secondity devices that have large fl section. Experimental cross-sectional data are normally plot- geometry devices that have large, flat sensitive volumes. It<br>ted as a function of LET for particles striking the IC normal breaks down, however, as device geome breaks down, however, as device geometries shrink and the to the surface. Two key parameters are determined from dimensions of the SV are nearly equal. In this case, a more cross-sectional curves: the threshold LET for upset, *L*0, and involved correction for the angle of incidence is required (39). the saturation cross section,  $\sigma_{\text{sat}}$ . The threshold LET is a mea- Also shown in Fig. 8 is a fit to the data based on the Weibull sure of the minimum LET required to upset the most sensi- distribution function (solid line), which is often used in relia-

should equal the total area of the sensitive regions of the chip. Dynamic circuits, such as dynamic RAM (DRAM) cells, de-These parameters are used to estimate the error rate for a pend for proper operation on charge storage on a circuit node given IC in a specific environment. In Fig. 8 we show an ideal or in a region of silicon. For a DRAM, the amount of charge and a measured cross-sectional curve for a typical commercial necessary for proper circuit operation is a function of the senmemory chip. The ideal cross-sectional curve (dashed line) is sitivity of the sense amplifiers, the memory cell capacitance, a step function with a well-defined threshold and saturation and the bit line capacitance. A one-transistor DRAM memory cell is shown schematically in Fig. 9. Information is stored on capacitor  $C_{\text{cell}}$ , which is written and refreshed through the access transistor. When the cell is subsequently accessed by turning this transistor on, the bit line is pulled down, and the complement state of the cell is sensed on the bit line. The critical charge representing a bit of information on capacitor  $C_{\text{cell}}$  can be as small as 0.1 to 0.5 pC. This is equivalent to only  $5 \times 10^5$  to  $3 \times 10^6$  electrons. If an ion strike results in charge collection to the memory node of about the same order of magnitude as the original charge on the node, a bit error occurs. In subsequent refresh cycles the error is maintained, because the new state of the memory cell appears to be valid information. The primary consideration for dynamic circuits like this is whether the collected charge exceeds the critical charge required to represent a logic state on the memory node. If the critical charge is exceeded, an upset occurs. Ref. 40 discusses DRAM upset in more depth.

In static circuits, such as a CMOS static RAM (SRAM) or D-latch, upset is controlled by the rate at which charge is collected. A schematic diagram of a six-transistor (6-T) memory cell is shown in Fig. 10. Each series connection of an  $n-$  and **Figure 10.** Logic diagram and circuit schematic for a six-transistor  $n$ -channel transistor forms an inverter whose input is the CMOS SRAM memory cell. The p-channel transistor forms an inverter whose input is the<br>common gate and whose output is the common drain. When<br>the output of each inverter is coupled to the input of the other<br>inverter, a bistable memory element is form circuit to the ion strike, thereby hardening the memory to





upset, but there is a commensurate performance penalty. Fol-<br>lowing an in strike to the off-biased chain of transistor  $P_1$  curs in this analysis if  $t_k$  is greater than  $t_{DC}$ . Memory cells are<br>lowing an in strike" in t bits in a single word are topographically adjacent, MBU defeats these EDAC schemes. More complex EDAC approaches can be applied, but these require additional bits of memory and much more error correction overhead. The better approach is to ensure at the chip design level that logical bits in a word are not located physically close to each other.

# **Hard Errors**

**Single-Event Latchup.** The single most important effect that designers of space-based systems must consider is catastrophic damage resulting from single event latchup (SEL). Latchup is a high current condition that results from thyristor (also known as a silicon controlled rectifier, or SCR) action **Figure 9.** Circuit schematic of a one-transistor DRAM memory cell. in four-layer structures. Latchup creates a low-resistance Information is stored as charge on the capacitor  $C_{cell}$  and is accessed path from power supply to ground in CMOS ICs, which are through the single transistor. vulnerable to this failure condition because of the complemen-

in the base of the lateral  $p-n-p$  transistor. When sufficient ments, latchup cross section is calculated in the same manner current flows in the substrate (across  $R_s$ ), the emitter base as upset cross section, that is, the number of latchups divided junction of the *p–n–p* transistor is forward biased and it in- by the fluence to latchup, and is plotted as cross section verjects a large current into the *p*-well. This current induces a sus LET. voltage drop in the *p*-well (across  $R_w$ ) which turns on the vertical *n–p–n* transistor. As the *n–p–n* transistor turns on, it **Single-Event Gate Rupture.** Another major consideration for reinforces the initial current in the substrate, and a regenera- designers is a catastrophic failure known as single-event gate

tary structure required for this technology (44). As shown in tive condition exists which results in high current and low Fig. 11, a pair of coupled parasitic bipolar transistors are as- resistance. The holding voltage for latchup is on the order of sociated with the *p*-well structure. A vertical *n–p–n* transistor 1 V. Latchup in early devices was triggered on the order of is formed from the *n*-type substrate, *p*-well, and *n*-channel hundreds of nanoseconds, and destructive burnout occurs on source, whereas the *p*-well, *n*-type substrate, and *p*-channel the order of hundreds of microseconds (45). The threshold for source form a lateral *p–n–p* transistor. The lumped-parameter latchup decreases with increasing temperature and power equivalent circuit is shown on the right-hand side of the figure. supply voltage (46). Latchup susceptibility in advanced tech-Latchup is triggered in SCR structures by excess current nologies is addressed by Johnston (47). During SEL measure-





**Figure 11.** Cross section of a CMOS technology showing (a) the vertical *n–p–n* and lateral *p–n–p* parasitic transistors formed in this *p*-well technology; and (b) a circuit schematic indicating how the parasitic elements are electrically connected (44).



low 10 nm and oxide fields increase above 5 MV/cm (50). As with a gate oxide electric field above 5 MV/cm. a heavy ion passes through the dielectric, a highly conductive

mal operation, the MOSFET gate induces a channel between the source and drain regions. Current flows from the source to the drain near the surface and then is collected in the heavily doped substrate. The lightly doped epi layer doping and thickness determine the on resistance of the device. As a heavy ion passes through the substrate, the large bias on the drain is electrically coupled into the oxide electric field, resulting in gate rupture at voltages well below the rated standoff voltage. This mechanism is described in detail by Brews et al. (51). Figure 13 shows the set of  $V_{\text{GS}}$  and  $V_{\text{DS}}$  biases that result in SEGR as a function of various heavy ions for a power MOSFET rated to 70 V with a 50 nm gate oxide. The data cover an LET range from 3 MeV-cm<sup>2</sup>/mg for F to  $82$ MeV-cm2/mg for Au. The control data shown in the graph (open circles and dashed line) denote nominal rupture voltages with no heavy ion exposure, which are  $-40$  V and 73 V for  $V_{\text{GS}}$  and  $V_{\text{DS}}$ , respectively. During exposure to heavy ions, however, the  $V_{\text{GS}}$  at which SEGR occurs decreases as  $V_{\text{DS}}$  increases. An empirical equation that fits this dependence has<br>been developed by Wheatley et al. (49):<br>drain-source bias, gate-source bias, and ion species. Breakdown volt-

where  $V_{GS}$  is the gate bias at which rupture occurs,  $V_{DS}$  is drain to source voltage, and *L* is the incident ion LET. This equation correctly fits the observed trend of decreasing  $V_{GS}$ with increasing  $V_{DS}$  and LET. The first term describes the coupling of drain bias from the substrate into the gate, and the second term accounts for the effect of the ion passing through the oxide itself. Fits to this equation are shown as solid lines in Fig. 13. Each line denotes the safe operating range for this part as a function of heavy ion. Note that the safe operating range decreases for increasingly heavy ions (higher LET). The manufacturer's recommended derating for SEGR is shown as a dotted line in Fig. 13. This represents a 50% decrease in maximum  $V_{\text{GS}}$  and  $V_{\text{DS}}$  to account for SEGR.

The industry trend toward increasing electric fields as oxide thickness and feature size scale down in advanced technologies raises the concern that SEGR may be a limiting factor for integrated circuits (ICs) in space applications. It has been suggested that, as devices scale to 0.25  $\mu$ m and below, SEGR by Fe ions will occur, leading to a large increase in **Figure 12.** Cross section of a typical power MOSFET structure. catastrophic failures in space hardware. Sexton et al. (50) found that, as oxide thickness decreases below 10 nm, the increasing breakdown strength of the oxides results in a higher than expected gate voltage for rupture, contrary to rupture (SEGR) (48,49). This effect occurs under conditions of earlier predictions. Their results suggest that advanced tech-<br>high field, as happens during a write or clear operation in a pologies will be more SEGR resista high field, as happens during a write or clear operation in a nologies will be more SEGR resistant than expected at a<br>nonvolatile SRAM or EEPROM. It has recently become a con-<br>given electric field. They caution, however, t nonvolatile SRAM or EEPROM. It has recently become a con-<br>continue to be a significant concern for devices that operate<br>corn for devices that operate cern for advanced technologies as oxide thicknesses scale be-<br>low 10 nm and oxide fields increase above 5 MV/cm (50). As<br>with a gate oxide electric field above 5 MV/cm

plasma path is formed that allows the capacitor formed by<br>this structure to discharge. If sufficient energy is stored on<br>the capacitor because of high electric fields, excessive heating<br>during discharge creates a thermal



ages without ion irradiation are shown as a dashed curve (control), and the manufacturer's suggested derating in space is shown by the dotted curve. (49).

turn-on, the transistor enters a second breakdown condition be used to reduce the probability of system failure. where thermal runaway reinforces the mechanism caused by Special design and fabrication techniques are available to

dition that occurs only in *n*-channel transistors. It has an *IV* ducing the amount of charge collected following a heavy-ion characteristic that is similar to latchup and exhibits a nega- strike. A prime example of this approach is the use of silicon tive-resistance region and a low-resistance region. Like on insulator (SOI) substrates. The SEU tolerance of a nonlatchup, it is triggered by external stimuli that inject suffi- hardened SRAM design is greatly increased by simply fabricient current into the *p*-well to make the *n*-source forward cating the design in a SOI-based technology. Figure 14 is a biased. Snapback initiation has been observed by avalanche- cross section of a mesa-etch SOI transistor. The active silicon induced breakdown at the *n*-drain (56), by excess photocur- channel region is an *island* built on top of an insulating layer rents generated during moderate dose-rate gamma irradia- (buried oxide) instead of a silicon substrate. Because SOI/ tion (56), and by heavy-ion strikes to sensitive *n*-drain or MOS transistors are fabricated on an insulating layer, the

that the holding voltage is on the order of several volts de- to bulk silicon ICs for single-event upset. Because there are pending on channel length and doping levels, much higher no possible parasitic bipolar transistors between *n-* and *p*than the 1 V holding voltage seen in latchup. Snapback is channel transistors and consequently, no four-layer strucsustained only when the load circuit on the *n*-channel device tures, it is also impossible to latchup SOI-based technologies. provides sufficient holding current. For CMOS ICs, the load SOI transistors operate in two modes, partially depleted and devices are *p*-channel transistors. Because holding current is fully depleted. Partially depleted transistors are defined as on the order of milliamps, snapback is normally observed in transistors whose the silicon thickness is greater than the output buffers and internal bus drivers. maximum depletion width formed by the conducting channel.

**Proton-Induced Effects.** Because of the small stopping power for protons, insufficient charge is generated to induce SEE at current levels of sensitivity. Interaction of a proton with the semiconductor lattice, however, generates secondary particles with higher LET that cause SEE (58). Elastic scattering of target nuclei, for example, deposits enough energy to cause soft errors. Of more importance, however, is the contribution to upset from inelastic scattering events, where the incident proton reacts with the target nucleus. About one of every 105 protons experiences an inelastic collision with the target lattice. As the composite nucleus decays, it emits alpha particles and lower energy protons. In addition, the daughter nucleus recoils with enough energy to cause upset through direct ionization. The composite nucleus also decays through a spallation reaction, where the compound nucleus breaks up into two heavy fragments, both of which recoil and deposit energy. Researchers have observed proton-induced upset, latchup, and burnout. To date, no instance of SEGR is attributed to protons. **Figure 14.** Cross section of a mesa-etched SOI transistor. The active

parasitic transistor, excess current is generated in the base these errors (59,60). Some examples of EDAC include use of region. Excess hole current flows toward the body contact, rai- parity bits, Reed-Solomon encoding, and Hamming codes. If sing the local potential along the base–emitter junction. If errors occur too frequently, however, the error handling archisufficient current flows to raise this potential to the turn-on tecture of a system is overwhelmed and system failure revoltage of this junction, the base–emitter junction becomes sults. In mission-critical applications, such as circuitry for a forward biased and turns on the  $n-p-n$  transistor. Following satellite attitude control system, SEU hardened devices must

avalanching at the epi–substrate junction. This condition has harden circuitry to SEU. Circuit design techniques include been called current-induced avalanche (CIA) (55). If the exter- increasing the size of transistors to remove excess charge nal circuit provides sufficient current, local overheating in a faster (61), and the use of redundant circuits and voting logic portion of the device occurs, destroying the device. A definite to determine the correct state (62). Feedback resistors and threshold voltage is required for burnout to occur, and this is capacitance are added to internal nodes of memory cell to reoften well below the normal breakdown voltage for the device. duce sensitivity to transients (63). All of these techniques in-Fischer (54) has measured failure threshold voltages ranging cur some degree of performance penalty. Increased size carfrom 22% to 90% of the rated breakdown voltage for devices ries a density penalty, and adding redundant circuitry from several manufacturers. increases chip power and reduces functional density. Feedback resistors and capacitors reduce the speed of the device.

**Snapback.** Snapback is a high-current, low-resistance con-<br>A more direct approach to SEU mitigation centers on re*n*-channel regions (57). <br>A significant difference between latchup and snapback is greatly reduced, thereby making SOI/MOS ICs far superior greatly reduced, thereby making SOI/MOS ICs far superior In fully depleted transistors, the conducting channel and



silicon channel is built on top of an insulating oxide leading to a lower **SEU Mitigation.** Depending on the application, a low rate of sensitive charge-collection volume and reduced  $p-n$  junction area.<br>SEU is acceptable in systems. Error detection and correction These properties make SOI ICs s SEU is acceptable in systems. Error detection and correction These properties make SOI ICs superior to bulk-silicon ICs for single-<br>(EDAC) circuitry and software are often included to handle event upset and high dose rate event upset and high dose rate pulsed-irradiation hardness.

con layer. The presence of a region of nondepleted silicon be- cross-sectional curve is not a step function but has a gradual tween the edge of the depletion region and the silicon/buried rise from an onset threshold, current practice is to integrally oxide interface in a partially depleted technology provides a weight the error rate based on the measured data. Mathematplace where excess charge builds up unless body ties are pro- ically, this is described by vided to connect this region to a voltage reference (e.g., normally a transistor source diffusion). For partially depleted SOI technologies, body ties or other means of removing excess charge in the floating body are required for optimum SEU where the integral is performed from the measured onset tolerance. In a fully depleted technology, excess charge in a threshold to saturation, and  $f(E)$  is a probab floating body is greatly reduced because it is swept out by the tion that describes the experimental data.<br>high fields in this region. In this case, body ties are not re-<br> $\frac{1}{2}$  Error rate calculations using Eqs. (3) high fields in this region. In this case, body ties are not re-<br>quired to obtain high SEU tolerance.<br>performed by using an error rate code, such as CREME96

Error rate predictions are based on estimating the particle<br>flux expected for a given part during its lifetime and a mea-<br>flux expected for a given part during its lifetime and a mea-<br>surement of the SEE sensitivity of th at a node. However, in the case of CMOS latches and memory cells, a critical charge is more difficult to define because these circuits are sensitive to the *rate at which charge is collected,* and charge collection is modulated by the circuit response.<br>
Here critical charge is estimated by considering the circuit's<br>
response and integrating only charge collected when the circuit's<br>
cuit is vulnerable to upset.

For error rate calculations, the problem is one of determining the probability that any ion, from the full spectrum of ions **TOTAL-DOSE IONIZATION EFFECTS** available, which has a given LET or greater, passes through

$$
R(E_C) = A_P \int \Phi[L_t(s, E_C)] f(s) ds \tag{3}
$$

the SV. hardness assurance test guidelines for space.

underlying assumptions: (1) the shape of the SV is described induced charge buildup in MOS oxides. The effects of charge by an RPP; (2) ion LET is constant through the SV; (3) track buildup in gate, field, and SOI buried oxides on IC perforstructure can be ignored; (4) charge collection by diffusion mance are described. Mechanisms for the time-dependent from outside the SV can be ignored; (5) the SV is augmented buildup and neutralization of radiation-induced charge leadby a funnel length which is invariant with ion LET or energy; ing to different failure levels and mechanisms in different ra-

### **RADIATION EFFECTS 25**

depletion region extend throughout the thickness of the sili- there is a sharp threshold for upset. Because the measured

$$
R = \int R(E)f(E)dE \tag{4}
$$

threshold to saturation, and  $f(E)$  is a probability density func-

performed by using an error rate code, such as CREME96 (66), or a commercially available software package called **Error Rate Prediction** SPACERAD (67). Both of these codes include the latest envi-<br>romment models, and can include shielding models. The latter

$$
R(E) = \int_0^\infty \sigma(E)\Phi(E) dE \tag{5}
$$

the SV at any angle so that it deposits sufficient energy to<br>cause upset. Because flux is isotropic, we must consider all<br>possible path lengths. The longer the path through the sensi-<br>tive volume, the more energy (charge) tions performed at moderate dose rates would overestimate device damage in space caused by charge annealing from long-time space exposures. However, in the mid-1980s it was where the integration is performed over the distribution of all shown that devices could actually fail at lower dose rates in path lengths *s* through the SV. In this equation  $A_p$  is the aver- space than in standard laboratory measurements because of age projected area of the SV,  $\Phi$  is the LET spectrum for a different buildup and annealing rates for the different compogiven environment, *L*<sup>t</sup> is the threshold LET for any path *s* nents of radiation-induced charge. These observations reand  $Q<sub>C</sub>$ , and  $f(s)$  is the distribution of pathlengths through sulted in considerable interest in defining new and better

This form of the error rate calculation has the following In this section, we review the mechanisms for radiation-(6) all charge generated within the SV is collected; and (7) diation environments are highlighted. Techniques for reduc-

discussed. oxide-trapped and interface-trap charge, respectively. Now

# **Basic Mechanisms** in detail.

ping process, hydrogen liberated in the oxide drifts to the Si/  $\text{SiO}_2$  interface to form interface traps. The total thresholdvoltage shift  $\Delta V_{th}$  for a transistor is given by the sum of the threshold-voltage shifts due to interface-trap and oxide-<br>trap where  $C_{\infty}$  is the oxide capacitance,  $t_{\infty}$  is the oxide thickness,<br>trapped charge. Therefore,<br>and  $\rho(x)$  is the spatial distribution of the net charged

$$
\Delta V_{\text{th}} = \Delta V_{\text{ot}} + \Delta V_{\text{it}} \tag{6}
$$



buildup. Positive oxide-trapped charge occurs because hole trapping temperature. The rate of neutralization by electron tunneling and interface-trap buildup results from the release of hydrogen dur-<br>depends on the distanc and interface-trap buildup results from the release of hydrogen during the hole transport and trapping process (70). interface and the electric field in the oxide.

ing radiation-induced charge (device hardening) are also where  $\Delta V_{\text{ot}}$  and  $\Delta V_{\text{it}}$  are the threshold-voltage shifts due to the mechanisms for these charge components are discussed

As described in the Natural Space and Terrestival section<br>school correspond that the Natural Space and Terrestival section and the section of the generated solid<br>by the certains in pace systems orbiting the earth are ex-<br>

$$
\Delta V_{\text{ot}} = \frac{-1}{C_{\text{ox}}t_{\text{ox}}} \int_{0}^{t_{\text{ox}}} \rho(x) \, dx \tag{7}
$$

traps in the oxide. For standard thermal oxides, most of the trapped holes are located close to the Si/SiO<sub>2</sub> interfaces (77). For SOI buried oxides and other specially processed oxides, hole traps are often distributed throughout the bulk of the oxide (78–82).

The microscopic nature of several oxide-trap point defects in thermally grown oxides has been identified by electron paramagnetic resonance experiments (83,84). The most important of these is called the E' center. At least nine variations of the E' center have been detected. Most E' centers are characterized by an unpaired electron highly localized on a silicon atom bonded to three oxygen atoms. The chemical notation for the generic E' center is given by  $\uparrow$  Si $\equiv$ O<sub>3</sub> or  $\bullet$  Si $\equiv$ O<sub>3</sub>.

Once holes are trapped, they are neutralized by electron tunneling from the silicon (85–88) and by thermal emission of electrons from the oxide valence band (86,89–91). In addition to the neutralization of oxide traps by electron tunneling or thermal emission, oxide-trap charge is also compensated for as electrons are trapped at electron-trap sites associated with the trapped holes. Oxide-trapped charge neutralization occurs over very long periods, from seconds to years. In some cases, the rate of oxide-trapped charge neutralization is relatively large, whereas for some technologies little or no oxide-Figure 15. Schematic band diagram of a MOS capacitor under positrapped charge neutralization has been observed. The rate of tive bias illustrating the mechanisms for radiation-induced charge neutralization by thermal emiss

Combining the effects of hole trapping and neutralization. the amount of oxide-trapped charge and its associated threshold-voltage shift  $\Delta V_{\text{ot}}$  are time-dependent. For short periods after a pulse of irradiation, little neutralization of trapped charge occurs and the magnitude of  $\Delta V_{\text{ot}}$  can be very large. For long periods after a pulse of irradiation, considerably more neutralization occurs and the magnitude of  $\Delta V_{\text{ot}}$  may be small. Similarly, for devices exposed to ionizing irradiation in space, where the dose rate is very low, neutralization of oxidetrapped charge occurs constantly during irradiation and  $\Delta V_{\text{ot}}$ may always be small. The time dependence for trapped-hole neutralization at room temperature is illustrated in Fig. 16 (92) where the voltage shift due to oxide-trap charge,  $\Delta V_{\text{ot}}$ , is plotted versus time for hardened *n*-channel polysilicon gate<br>transistors irradiated to 100 krad(SiO<sub>2</sub>) at dose rates from<br> $6 \times 10^9$  to 0.05 rad(SiO<sub>2</sub>)/s and then annealed at room tem-<br>perature. The bias during irradia and the gate oxide thickness of the transistors was 60 nm.

The fraction of holes trapped and the rate of neutralization

depend on processing conditions. The percent of trapped holes varies from a few percent for specially processed hardened<br>oxides to 100% for commercial oxides. One processing step<br>that significantly affects the amount of radiation-induced ox-<br>denotes a silicon atom with a dangling ho that significantly affects the amount of radiation-induced ox-<br>ide-trapped charge is the temperature of processing steps<br>after gate oxide deposition (93). Figure 17 illustrates the ef-<br>fect of annealing temperature on oxi buildup.  $\Delta V_{\text{ot}}$  is plotted versus annealing temperature for silicon defect site similar to the E' center except that the P<sub>b</sub> polysilicon gate capacitors with an oxide thickness of 46 nm center is backbonded by three silicon atoms. irradiated to 1 Mrad(SiO<sub>2</sub>).  $\Delta V_{\text{ot}}$  was measured shortly after The magnitude of interface-trap buildup depends on the irradiation. For temperatures above 850°C, increasing an-<br>amount of hydrogen used in ambient gase irradiation. For temperatures above 850°C, increasing an-<br>nealing temperature results in a large increase in  $\Delta V_{\text{at}}$ . The oxidation following gate deposition (105). Fig. 18 is a plot of cause of the large increase in  $\Delta V_{\text{ot}}$  with increasing temperature is the outward diffusion of oxygen from the oxide during annealing that creates oxide traps (94).



with time (92).  $\blacksquare$  amount of radiation-induced interface traps (105).



The largest voltage shift ( $\sim$ -1.45 V) was for short periods<br>after the highest dose rate irradiation. For the lowest dose<br>rate irradiation (0.05 rad(SiO<sub>2</sub>)/s), the maximum voltage shift<br>of approximately -0.4 V occurred

$$
H^{+} + e^{-} + H - Si \equiv Si \rightarrow H_2 + \bullet Si \equiv Si
$$
 (8)

oxidation following gate deposition (105). Fig. 18 is a plot of



**Figure 18.** The effect of the amount of hydrogen used in the ambient gases of high-temperature annealing and oxidation following gate deposition during device fabrication on radiation-induced interface-trap charge. Capacitors fabricated using process A were processed using the least amount of hydrogen, and capacitors fabricated using process Figure 16. Neutralization of oxide-trapped charge occurs after irra- C were processed using the highest amount of hydrogen. Increasing diation, leading to a logarithmic decrease in the magnitude of  $\Delta V_{\text{ot}}$  the amount of hydrogen during device fabrication increases the

threshold-voltage shift  $\Delta V_{it}$ , due to interface traps for capacitors fabricated using annealing in ambients containing varying amounts of hydrogen. The capacitors fabricated by process A were processed using the least amount of hydrogen and the capacitors fabricated by process C were fabricated using the greatest amount of hydrogen. The capacitors had an oxide thickness of 101 nm and were irradiated to 100 krad( $SiO<sub>2</sub>$ ). The capacitors fabricated using the greatest amount of hydrogen had the largest radiation-induced, interface-trap charge, voltage shifts.

Interface traps at the  $Si/SiO<sub>2</sub>$  interface are amphoteric and are either donor or acceptor traps. Traps in the upper half of the bandgap typically are acceptors, that is, if the Fermi level at the interface is above the trap energy level, the trap accepts an electron from the silicon and is negatively charged. Acceptor traps are most important for *n*-channel transistors. Thus, for *n*-channel transistors, interface traps are predominantly negatively charged. Interface traps in the lower half of **Figure 19.** The increase in the density of interface traps following<br>the hand gan are typically donors, that is if the Fermi level pulses of ionizing irradia the band gap are typically donors, that is, if the Fermi level pulses of ionizing irradiation. The buildup of interface traps does not at the interface is below the trap energy level, the trap do-<br>nates an electron to the nor interface traps are most important for *p*-channel transistors. Thus, for *p*-channel transistors, interface traps are predominantly positively charged. If the Fermi level is near **Total Threshold-Voltage Shift.** Recall that for an *n*-channel midgap, acceptor traps in the upper half of the band gap are transistor,  $\Delta V_{it}$  is positive and  $\Delta V_{ot}$  is negative. Therefore, empty, donor traps in the lower half of the band gap are filled.  $\Delta V_{it}$  and  $\Delta V_{ot}$  com empty, donor traps in the lower half of the band gap are filled,  $\Delta V_{it}$  and  $\Delta V_{ot}$  compensate for each other, as seen in Eq. (6).<br>and the net interface-trap charge is close to zero. Because in-Because the time scales and the net interface-trap charge is close to zero. Because in-<br>terface the scales for  $\Delta V_{\text{it}}$  buildup and<br>terface traps are located at the Si/SiO<sub>s</sub> interface they rapidly neutralization are different, the amount of terface traps are located at the  $Si/SiO<sub>2</sub>$  interface, they rapidly

The voltage shift due to interface-trap charge is given by

$$
\Delta V_{\rm it} = \frac{-qN_{\rm it}}{C_{\rm ox}}\tag{9}
$$

charged interface traps. Because interface traps for *n*-channel transistors are predominantly negatively charged,  $\Delta V_{it}$  is positive for *n*-channel transistors. Similarly, interface traps for *p*-channel transistors are predominantly positively charged and  $\Delta V_{\text{it}}$  is negative for *p*-channel transistors.

The rate of interface-trap charge buildup depends on the kinetics of hydrogen transport and interaction in the oxide and at the interface. This causes the buildup of interface traps to occur over long periods of time (compared to that of oxide-trapped charge buildup). The saturation of interfacetrap buildup can take thousands of seconds to occur. Figure 19 indicates the slow buildup of interface traps following pulses of ionizing irradiation (101). Plotted is the radiationinduced increase in the density of interface traps  $\Delta D_{\text{it}}$ , for capacitors irradiated to 75 krad(Si) using a 10 MeV electron linear accelerator (LINAC) at dose rates from  $1.3 \times 10^7$  to 1.4  $\times$  10<sup>9</sup> rad(Si)/s. Capacitors were irradiated using short 10  $\mu$ s pulses with a repetition rate of 4 Hz. The dose rate is determined from the total dose divided by the total irradiation time. At the highest dose rate, the buildup follows an approxi mate linear with log time response from 3 s to 3000 s. Inter-<br>face-trap buildup does not begin to saturate until more than<br>10<sup>5</sup> s after irradiation. Unlike oxide-trapped charge, interface<br>traps do not undergo neutralizat is,  $>10^5$  s for these capacitors. (106,107,109).



respond to changes in applied bias.<br>The voltage shift due to interface-tran charge is given by of irradiation,  $\Delta V_{\text{at}}$  dominates the threshold-voltage shift and<br>The voltage shift due to interface-tran charge is given  $\Delta V_{th}$  is large and negative. For long periods after a pulse of irradiation or for low-dose rate exposures (e.g., space),  $\Delta V_{\text{it}}$ may dominate the threshold-voltage shift and  $\Delta V_{th}$  may be large and positive. For a *p*-channel transistor, both  $\Delta V_{\text{ot}}$  and  $\Delta V_{\text{it}}$  are negative, they add together, and the radiation-inwhere *q* is the charge of an electron and  $N_{it}$  is the number of  $\Delta V_{it}$  are negative, they add together, and the radiation-in-<br>charged interface traps. Because interface traps for *n*-channel duced threshold-voltage s



buildup occurs after interface-trap buildup is saturated, that face-trap charge and the threshold-voltage shift is positive

nel transistors (106,107).  $\Delta V_{\text{th}}$  is plotted versus dose rate for ple radiation-hardening transistor isolation techniques) are transistors irradiated to 1 Mrad(Si). For low dose-rate expo- not compatible with high-density circuits. Whether IC resures (long times), interface-trap buildup dominates, and sponse is dominated by gate or field oxides, however, the  $\Delta V_{th}$  is large and positive. For higher dose-rate exposures time-dependent nature for the buildup and neutralization of (shorter times), oxide-trapped charge dominates, and  $\Delta V_{th}$  is oxide-trapped charge and the buildup of interface-trap charge

buildup of radiation-induced interface traps also decreases dose and dose rate of the radiation environment. carrier mobility. The degradation  $\mu$  in carrier mobility with interface-trap charge buildup follows the general relationship **Gate-Oxide Effects on IC Response.** As illustrated in Fig. 20, (108) the radiation-induced, threshold-voltage shift for *n*-channel

$$
\mu = \frac{\mu_0}{1 + \alpha \Delta N_{\rm it}} \tag{10}
$$

periods after irradiation (~0.01 s), there is a significant con-<br>centration of oxide-trapped charge close to the Si/SiO<sub>2</sub> inter-<br>face which affects, and in some cases dominates, the degrada-<br>tion in mobility. As electron

**Border Traps.** Some oxide traps are located close enough to<br>
the interface that they exchange charge with the silicon on<br>
the interface that they exchange charge with the silicon on<br>
the time frames of an electrical meas

and interface-trap charge in different types of oxides affects (either at long periods after a pulse of irradiation or during the performance of MOS ICs. The electrical response of a low dose rate exposure) and interface traps continue to build MOS IC is affected by radiation-induced charge buildup in up, at some point transistor response begins to be dominated gate and field oxides. The electrical response of a SOI MOS by interface-trap charge and ICs may begin to fail due to tim-IC is also affected by radiation-induced charge buildup in the ing-related issues. The change in transistor threshold voltage buried oxide and radiation-induced interface-trap and oxide- from negative to positive with time after irradiation is often trapped charge buildup in gate and field oxides. For each type called the rebound effect (113). To summarize, initially after of oxide, the mechanisms for charge buildup are similar to a pulse of irradiation, ICs may fail due to high leakage curthat described previously. For some oxides (e.g., SOI buried rents, in moderate periods after irradiation (or for moderate oxides), substantial electron trapping also occurs. dose rate exposures) ICs may pass all specifications, and in

electrical response depends on processing and design condi- ICs may fail due to timing-related issues. The change in IC tions. As late as the early 1980s, gate oxides normally domi- parametric and functional behavior with time makes it diffinated IC response. For these technologies, the gate-oxide cult to predict or assess IC failure in low dose-rate, satellite thickness was relatively thick, and simple radiation-harden- environments from moderate dose-rate laboratory measureing techniques such as  $p^+$  guard bands (discussed later) were ments. Radiation test guidelines have been written to account used to isolate transistors. For today's advanced MOS tech- for rebound effects (114,115). nologies, however, field oxides normally dominate IC re- Optimization of several processing conditions is used to sponse. This is especially true for commercial technologies harden gate oxides to total-dose ionizing irradiation. The raprimarily because of the inherent improvement in gate-oxide diation-induced buildup of both oxide-trap and interface-trap hardness as advanced technologies go to thinner gate oxides charge decreases with slightly less than a  $t_{\alpha}^2$  dependence

illustrates the change in  $\Delta V_{th}$  with time (dose rate) for *n*-chan- (discussed later) and because  $p^+$  guard bands (and other simlarge and negative. also makes IC response time-dependent. As a result, IC para-In addition to causing a change in threshold voltage, a metric degradation and failure mechanisms depend on the

transistors is either positive or negative. At high dose rates, the threshold voltage is usually dominated by oxide-trapped charge, and the threshold-voltage shift is negative. As the rawhere  $\mu_0$  is the preirradiation mobility and  $\alpha$  is a constant.<br>Equation 10 is valid under most conditions, except for short<br>periods (<0.1 s) after a pulse of irradiation (109). At short<br>periods after irradiation (~0.

tion in mobility. As electrons tunnel from the silicon into the<br>oxide and neutralize oxide charge close to the interface, the<br>effect of charged hole traps on mobility becomes increasingly<br>less important.<br>less important.

Thus, an IC that fails *I*<sub>DD</sub> specifications shortly after a pulse of irradiation may pass *I*<sub>DD</sub> specifications at longer periods. In this section, we describe how the buildup of oxide-trapped However, as oxide-trapped charge continues to be neutralized The type of oxide that dominates the radiation-induced long periods after irradiation (or for low dose rate exposures)

ogies advance to thinner gate oxides, the effects of gate oxides makes radiation hardness testing extremely difficult. on IC radiation hardness become increasingly less important. Methods for hardening field and sidewall oxides include

Field- or Sidewall-Oxide Effects on IC Response. Radiation-<br>induced charge buildup in field oxides often dominates the and reduce the importance of field oxides. Unfortunately, a<br>total-dose electrical response of commerci oxides are much thicker than gate oxides and are often pro-**Buried-Oxide Effects on IC Response.** Buried oxides are in-<br>nificant radiation-induced charge tranning Figure 21 is a herent in SOI technology and constitute the major difference nificant radiation-induced charge trapping. Figure 21 is a herent in SOI technology and constitute the major difference<br>cross section of a typical commercial field oxide (116) As radi- between the total-dose response betwe cross section of a typical commercial field oxide (116). As radiation-induced, oxide-trapped charge builds up in the field ox- devices. Both holes and electrons are trapped in separation ide, the positive charge inverts *p*-channel surfaces creating a by implanted oxygen (SIMOX) buried oxides. Positive charge leakage path between the source and drain of an *n*-channel buildup in the buried oxide near the back-channel silicon intransistor and between adjacent *n*-channel transistors. If the terface forms a conducting channel between the source and charge buildup is large enough, large leakage currents result, drain of partially depleted *n*-channel transistors. This inand a large increase in  $I_{\text{DD}}$  occurs. Because positive charge creases the OFF state leakage current of *n*-channel transisbuildup causes *n*-type silicon regions to go toward deeper ac- tors similar to that for parasitic field-oxide transistors. The cumulation (turn-off harder), edge leakage is not a problem amount of leakage current is only weakly affected by gate in *p*-channel transistors. Similar types of increases in leakage bias for partially depleted transistors. Radiation-induced current also occur for mesa-etched SOI transistors. The leak-<br>charge buildup has a much stronger current also occur for mesa-etched SOI transistors. The leak- charge buildup has a much stronger effect on fully depleted<br>age path for sidewall leakage is similar to that for field-oxide transistors than on partially deple age path for sidewall leakage is similar to that for field-oxide transistors than on partially depleted transistors. In addition<br>to causing increased leakage described before.



underlying *p*-type surfaces causing leakage current to flow from the making it source to the drain of an *n*-channel transistor (116). (125–127). source to the drain of an *n*-channel transistor  $(116)$ .

 $(107)$ . For thin oxides  $( $20 \text{ nm}$ )$ , the amount of radiation-in- current specifications during moderate dose-rate laboratory duced, oxide-trapped charge decreases at an even faster rate. radiation testing, but pass IC leakage current specifications Fortunately, this results in increasing gate-oxide hardness during exposure in space. Conversely, ICs that pass laborawith decreasing oxide thickness. Thus, as commercial technol- tory radiation testing may fail at higher dose rates. This

As mentioned previously, minimizing the temperature of an- processing, layout, and design techniques. Selective implantanealing and oxidation and the use of hydrogen after gate tion is used to heavily dope mesa-etched SOI transistor side-<br>deposition also decreases the amount of radiation-induced, walls, thereby reducing sidewall leakage cur walls, thereby reducing sidewall leakage current  $(117-119)$ . oxide-trapped charge and interface-trapped charge, respec-<br> $\frac{1}{2}$ Similarly, implanting a *p*<sup>+</sup> guard band around the edges of an<br>*n*-channel transistor greatly increases the amount of the radi $n$ -channel transistor greatly increases the amount of the radiation-induced charge required to invert *p*-channel surfaces

kage described before.<br>Similar to that for a gate-oxide transistor, field-oxide and charge buildup also affects the threshold voltage of fully de-Similar to that for a gate-oxide transistor, field-oxide and charge buildup also affects the threshold voltage of fully desidevall induced leakage current is large at short periods plated transistors. Positive oxide-charge sidewall induced leakage current is large at short periods<br>after a pulse of irradiation and then decreases at long periods<br>For low dose-rate exposures, leakage current may be small at<br>all times because of oxide-trapped cha

Several methods have been developed to reduce or eliminate the effects of radiation-induced charge buildup in the buried oxide on SOI transistor radiation hardness. One method that completely eliminates buried oxide effects is the use of gate-all-around transistors (120). In these transistors the gate oxide completely surrounds the body region (both top and bottom), and no back channel exists. Variation of implanting and annealing conditions used to form SIMOX SOI substrates is also used to reduce radiation-induced charge buildup. For example, buried oxides formed using supplemental implant (121–123) and multiple implanting and annealing (124) show less radiation-induced degradation than buried oxides formed with a single implant and annealing. Supplemental implant wafers are formed by implanting wafers to approximately the desired level and then reimplanting the wafers using a small additional dose. Multiple implant wafers are formed by implanting wafers in incremental steps and annealing the wafers at high temperature after each step. Methods that modify the back-channel have also been used to reduce the effect of the buried oxide on radiation hardness. One Figure 21. Leakage paths for radiation-induced charge buildup in a<br>field oxide. Radiation-induced, positive-oxide trapped charge inverts<br>note thannel doping near the back-channel/buried oxide interface,<br>underlying n-type s

*tion to electronics and can lead to system failure. The types* of degradation range from permanent failure due to total-dose 11. R. A. Mewaldt, *Proc. Interplanet. Part. Environ.* , Pasadena, CA, initially and single-event hard errors to temporary 1987, pp. 121–132; available as *JPL* ionizing irradiation and single-event hard errors to temporary loss of information caused by single-event upsets. The mecha- 12. J. H. Adams, Jr., R. Silberberg, and C. H. Tsao, *NRL Memo.* nisms for degradation and failure levels depend on many factors including device type, system design and application, and 13. J. Feynman and S. B. Gabriel, *IEEE Trans. Nucl. Sci.,* **NS-43**: radiation environment. 344–352, 1996.

ceptible to terrestrial radiation-induced effects. Terrestrial ir- *Trans. Nucl. Sci.,* **NS-43**: 353–368, 1996. radiation causes single-event upsets in advanced IC devices 15. M. A. Xapsos et al., *IEEE Trans. Nucl. Sci.,* **NS-43**: 2772– reducing their reliability. Methods for hardening ICs to sin- 2777, 1996. gle-event effects have been known for a long time. However, 16. D. V. Rheames, *Rev. Geophys., Suppl.,* **33**: 585, 1995. most of these techniques require implementing circuit and/or 17. Solar Wind. device changes that degrade IC electrical performance and/or 18. J. H. Adams, Jr., *IEEE Trans. Nucl. Sci.,* **NS-29**: 2095–2100, yield and are not suitable for high-performance commercial 1982. devices. Thus, new techniques or other IC technologies (e.g., 19. E. L. Petersen, *IEEE Trans. Nucl. Sci.*, **NS-43**: 2805–2813, 1996.<br>SOI) are required to reduce the effects of terrestrial irradia-<br> $20 - I_H$  Adams. In *IEEE* 

IC response to ionizing radiation has a complex time de-<br>
publeau decirapped charge equality of interface trapsed charge 21. J. F. Ziegler, IBM J. Res. Develop., 40: 19–39, 1996.<br>
publeau and neutralization and the buildu

The authors gratefully acknowledge many useful discussions 31. C. M. Hsieh, P. C. Murley, and R. R. O'Brien, *IEEE Electron* with their colleagues at Sandia, especially Dan Fleetwood, *Devices Lett.,* **EDL-2** (4): 103–105, 1981. Marty Shaneyfelt, Peter Winokur, Paul Dodd, and Gerald 32. F. B. McLean and T. R. Oldham, *IEEE Trans. Nucl. Sci.,* **NS-**Hash. Sandia is a multiprogram laboratory operated by San- **29**: 2018–2023, 1982; T. R. Oldham and F. B. McLean, *IEEE* dia Corporation, a Lockheed Martin Company, for the US De- *Trans. Nucl. Sci.,* **NS-30**: 4493–4500, 1983. partment of Energy under Contract DE-AC04-94AL85000. 33. P. E. Dodd, F.W. Sexton, and P. S. Winokur, *IEEE Trans. Nucl.*

- 
- 1. H. L. Hughes and R. A. Giroux, *Electronics*, **37**: 58, 1964. 1985.<br>2. D. Binder, E. C. Smith, and A. B. Holman, *IEEE Trans. Nucl.* 36. F. W *Sci.,* **NS-2**: 2675–2690, 1975. 1868, 1990.
- 3. E. W. Enlow et al., *IEEE Trans. Nucl. Sci.,* **NS-38**: 1342–1351, 37. P. E. Dodd et al., *IEEE Trans. Nucl. Sci.,* **NS-43**: 2797–2804, 1991. 1996.
- 4. D. M. Schmidt et al., *IEEE Trans. Nucl. Sci.,* **NS-42**: 1541– 38. L. W. Massengill et al., *IEEE Trans. Nucl. Sci.,* **NS-40**: 1804– 1549, 1995. 1819, 1993.
- 
- 6. D. M. Fleetwood et al., *IEEE Trans. Nucl. Sci.,* **NS-43** *Sci.,* **NS-42**: 2026–2034, 1995. : 2537– 2546, 1996. 40. L. W. Massengill, *IEEE Trans. Nucl. Sci.,* **NS-32**: 577–593, 1996.
- 2035, 1992. 1286, 1987.
- 3039, 1996. *Nucl. Sci.,* **NS-36**: 2267–2274, 1989.

### **RADIATION EFFECTS 31**

- **SUMMARY AND CONCLUSIONS** 9. J. F. Ziegler, in J. F. Ziegler (ed.), *The Stopping and Ranges of Ions in Matter,* New York: Pergamon, 1980, p. 6.
- The harsh environment of space causes significant degrada-<br>
tion *J. Barth, in N. Van Vonno* (ed.), *IEEE Nuclear and Space Radia-*<br> *ion Effects Conference Short Course*, New York: IEEE, 1997.
	-
	-
	-
	- As IC technologies continue to advance, they are more sus- 14. M. S. Gussenhoven, E. G. Mullen, and D. H. Brautigam, *IEEE*
		-
		-
		-
		-
		-
- SOI) are required to reduce the effects of terrestrial irradia-<br>tion on IC reliability. 1983.<br>IC response to ionizing radiation has a complex time de-<br> $\alpha_1$ , **Fig. 20**, **IDM,** *Fig.* (19, 20, 20, 20, 20, 200)
	-
	-
	-
	-
	-
	-
	-
	-
	- 29. E. Normand, *IEEE Trans. Nucl. Sci.,* **NS-43**: 461–474, 1996.
- **ACKNOWLEDGMENTS** 30. A. Johnston, *4th Eur. Conf. Radiat. Their Eff. Devices Syst.,* Cannes, France, 1997.
	-
	-
	- *Sci.,* **NS-41**: 2005–2017, 1994.
- 34. S. Kirkpatrick, *IEEE Trans. Electron Devices,* **ED-26**: 1742– **BIBLIOGRAPHY** 1753, 1979.
	- 35. J. R. Hauser et al., *IEEE Trans. Nucl. Sci.,* **NS-32**: 4115–4121,
	- 2. D. Binder, E. C. Smith, and A. B. Holman, *IEEE Trans. Nucl.* 36. F. W. Sexton et al., *IEEE Trans. Nucl. Sci.,* **NS-37**: 1861–
	-
	-
	- 5. R. D. Schrimpf, *IEEE Trans. Nucl. Sci.,* **NS-43**: 787–796, 1996. 39. L. W. Connell, F. W. Sexton, and A. K. Prinja, *IEEE Trans. Nucl.*
		-
	- 7. R. N. Nowlin et al., *IEEE Trans. Nucl. Sci.,* **NS-39**: 2026– 41. H. T. Weaver et al., *IEEE Trans. Nucl. Sci.,* **NS-43**: 1281–
	- 8. D. M. Schmidt et al., *IEEE Trans. Nucl. Sci.,* **NS-43**: 3032– 42. J. A. Zoutendyk, L. D. Edmonds, and L. S. Smith, *IEEE Trans.*

- 834, 1996. 1989, 1990.
- 44. B. L. Gregory and B. D. Shafer, *IEEE Trans. Nucl. Sci.,* **NS-30**: 79. C. A. Pennise and H. E. Boesch, Jr., *IEEE Trans. Nucl. Sci.,* **NS-**293, 1979. **37**: 1990–1994, 1990.
- 2226, 1977. *Nucl. Sci.,* **NS-38**: 1234–1239, 1991.
- **NS-37**: 1886–1893, 1990. **38**: 1240–1246, 1991.
- 
- 2097, 1992. 48. T. F. Wrobel, *IEEE Trans. Nucl. Sci.,* **NS-34**: 1262–1268, 1987.
- *Sci.,* **NS-41 NS-29**: 1459–1461, 1982. : 2152–2159, 1994.
- **NS-30**: 4602–4604, 1983. 2352, 1997.
- 85. T. R. Oldham, A. J. Lelis, and F. B. McLean, *IEEE Trans. Nucl.* 51. *Sci.*, **NS-40**: 1959–1966, *Sci.*, **NS-33**: 1203–1209, 1986.<br>*Sci.*, **NS-33**: 1203–1209, 1986. 1998. 1998. 1998. 1998. 1998. 1998. 1998. 1998. 1998.
- 86. P. J. McWhorter, S. L. Miller, and W. M. Miller, *IEEE Trans.* 1275–1280, 1987.<br>1275–1280, 1987.<br>**52. A. F. Wookiowigs of al.** *IFFF Trans. Nucl. Sci.***, <b>NS.3**2. 1710. 87. S. Manzini and A. Modelli, in J. F. Verweij and
- 
- 
- 1713, 1986.<br>
1713, 1986.<br>
1713, 1986.<br>
1713, 1986.<br>
1714 (1):<br>
1985. T. F. Wrobel et al., *IEEE Trans. Nucl. Sci.*, **NS-32**: 3991–3995,<br>
1985.<br>
1985.<br>
1985.<br>
1985.<br>
1985.<br>
1986.<br>
1986.<br>
1986.<br>
1986.<br>
1986.<br>
1986.<br>
1986.<br>
1
- 
- 
- 
- 59. C. L. Chen and M. Y. Hsiao, *IBM J. Res. Develop.*, **28**: 124–<br>59. C. L. Chen and M. Y. Hsiao, *IBM J. Res. Develop.*, **28**: 124–<br>59. D. M. Fleetwood, P. S. Winokur, and J. R. Schwank, *IEEE*<br>53. S. Karp and M. K. Gilb
- 
- 61. A. E. Giddings et al., *IEEE Trans. Nucl. Sci.,* **NS-32**: 4159– 94. W. L. Warren et al., *IEEE Trans. Nucl. Sci.,* **NS-41**: 1817– 4163, 1985. **1827**, 1994.
- 62. L. R. Rockett, Jr., *IEEE Trans. Nucl. Sci.,* **NS-35**: 1682–1687, 95. C. M. Svensson, in S. T. Pantelides (ed.), *The Physics of SiO*<sup>2</sup>
- 
- 
- 
- 
- 67. SPACERAD is a trademark of the Space Radiation Associates, 100. M. R. Shaneyfelt et al., *IEEE Trans. Nucl. Sci.,* **NS-37**: 1632– 1430 Willamette Street, Suite 1, Eugene, OR 97401.<br>
68. L. W. Connell et al., *IEEE Trans. Nucl. Sci.*, **NS-42**: 73–82, 1995. 101 M B Shan
- 
- 69. E. L. Petersen, *IEEE Trans. Nucl. Sci.,* **NS-43**: 496–504, 1996. 2251, 1992.
- 70. F. B. McLean, H. E. Boesch, Jr., and T. R. Oldham, in T. P. Ma 102. D. L. Griscom, *J. Appl. Phys.,* **58**: 2524–2533, 1985. and P. V. Dressendorfer (eds.), *Ionizing Radiation Effects in* 103. N. S. Saks, D. B. Brown, and R. W. Rendell, *IEEE Trans. Nucl. MOS Devices and Circuits,* New York: Wiley, 1989, pp. 87–192. *Sci.,* **NS-38**: 1130–1139, 1991.
- 
- 
- 73. F. B. McLean and G. A. Ausman, Jr., *Phys. Rev. B,* **15**: 1052– 1158, 1987. 1061, 1977. 106. P. S. Winokur et al., *IEEE Trans. Nucl. Sci.,* **NS-33**: 1343–
- 74. F. B. McLean and G. A. Ausman, Jr., *J. Appl. Phys.,* **47**: 1529– 1351, 1986. 1532. 107. J. R. Schwank, in L. W. Massengill (ed.), *1994 IEEE Nuclear*
- *Trans. Nucl. Sci.,* **NS-25**: 1012–1016, 1978. 1994, pp. ii, 62.
- 1245, 1978. **32**: 3975–3981, 1985.
- 3495–3499, 1984. **36**: 1772–1783, 1989.
- 43. J. S. Chern et al., *IEEE Trans. Electron Devices,* **ED-33**: 822– 78. H. E. Boesch, Jr. et al., *IEEE Trans. Nucl. Sci.,* **NS-37**: 1982–
	-
- 45. F. N. Coppage and D. C. Evans, *IEEE Trans. Nucl. Sci.,* **NS-24**: 80. H. E. Boecsh, Jr., T. L. Taylor, and G. A. Brown, *IEEE Trans.*
- 46. A. H. Johnston and B. W. Hughlock, *IEEE Trans. Nucl. Sci.,* 81. C. A. Pennise and H. E. Boesch, Jr., *IEEE Trans. Nucl. Sci.,* **NS-**
- 47. A. H. Johnston, *IEEE Trans. Nucl. Sci.,* **NS-43**: 505–521, 1996. 82. R. E. Stahlbush et al., *IEEE Trans. Nucl. Sci.,* **NS-39**: 2086–
- 83. P. M. Lenahan and P. V. Dressendorfer, *IEEE Trans. Nucl. Sci.,* 49. C. F. Wheatley, J. L. Titus, and D. I. Burton, *IEEE Trans. Nucl.*
- 50. F. W. Sexton et al., *IEEE Trans. Nucl. Sci.*, NS-44: 2345- 84. P.M. Lenahan and P.V. Dressendorfer, *IEEE Trans. Nucl. Sci.*,
	-
	-
- 87. S. Manzini and A. Modelli, in J. F. Verweij and D. R. Wolters 53. A. E. Waskiewicz et al., *IEEE Trans. Nucl. Sci.,* **NS-33**: 1710–
	-
	-
- 56. A. Ochoa, Jr. et al., *IEEE Trans. Nucl. Sci.*, **NS-30**: 4127-<br>
4134, 1983.<br>
57. R. Koga and W. A. Kolasinki, *IEEE Trans. Nucl. Sci.*, **NS-30**: 4127-<br>
57. R. Koga and W. A. Kolasinki, *IEEE Trans. Nucl. Sci.*, **NS-36** 
	-
	-
- 60. S. Karp and M. K. Gilbert, *IEEE Trans Aerosp. Electron. Syst.,* 93. J. R. Schwank and D. M. Fleetwood, *Appl. Phys. Lett.,* **<sup>53</sup>**: 770– **<sup>29</sup>**: 310–316, 1993. 772, 1988.
	-
- 1988.<br> **63.** F. W. Sexton et al., *IEEE Trans. Nucl. Sci.*, **NS-37**: 1861-<br> **64.** F. P. Mel can *IEEE Trans. Nucl. Sci.*, **NS-37**: 1861-<br> **64.** F. P. Mel can *IEEE Trans. Nucl. Sci.* 1980.
	-
- 63. F. W. Sexton et al., *IEEE Trans. Nucl. Scl.*, *NS-37*: 1861-<br>1868, 1990.<br>64. P. E. Dodd and F. W. Sexton, *IEEE Trans. Nucl. Sci.*, *NS-42*:<br>64. P. E. Dodd and F. W. Sexton, *IEEE Trans. Nucl. Sci.*, *NS-42*:<br>64. P. E
- 64. F. E. Dodd and F. W. Sexton, IEEE Trans. Nucl. Sci., NS-42:<br>1764–1771, 1995.<br>65. J. C. Pickel, IEEE Trans. Nucl. Sci., NS-43: 483–495, 1996.<br>66. A. J. Tylka et al., IEEE Trans. Nucl. Sci., NS-43: 483–495, 1996.<br>66. A.
	- 66. A. J. Tylka et al., *IEEE Trans. Nucl. Sci.,* **NS-44**: 2150–2160, 99. N. S. Saks and R. W. Rendell, *IEEE Trans. Nucl. Sci.,* **NS-39**: 1997. 2220–2228, 1992.
		-
		- 68. L. W. Connell et al., *IEEE Trans. Nucl. Sci.,* **NS-42**: 73–82, 1995. 101. M. R. Shaneyfelt et al., *IEEE Trans. Nucl. Sci.,* **NS-39**: 2244–
		-
		-
- 71. R. C. Hughes, *Appl. Phys. Lett.,* **26**: 436–438, 1975. 104. D. L. Griscom, *J. Electron. Mater.,* **21**: 763–767, 1992.
- 72. R. C. Hughes, *Phys. Rev. Lett.,* **30**: 1333–1336, 1973. 105. J. R. Schwank et al., *IEEE Trans. Nucl. Sci.,* **NS-34**: 1152–
	-
- 75. H. E. Boesch, Jr., J. M. McGarrity, and F. B. McLean, *IEEE Space Radiation Effects Conf. Short Course,* New York: IEEE,
- 76. H. E. Boesch, Jr. et al., *IEEE Trans. Nucl. Sci.,* **NS-25**: 1239– 108. F. W. Sexton and J. R. Schwank, *IEEE Trans. Nucl. Sci.,* **NS-**
- 77. P. M. Lenahan and P. V. Dressendorfer, *J. Appl. Phys.,* **55**: 109. F. B. McLean and H. E. Boesch, Jr., *IEEE Trans. Nucl. Sci.,* **NS-**

**RADIATION MONITORING 33**

- 110. D. M. Fleetwood, *IEEE Trans. Nucl. Sci.,* **NS-39**: 269–271, 1992.
- 111. J. M. Benedetto et al., *IEEE Trans. Nucl. Sci.,* **NS-32**: 3916– 3920, 1985.
- 112. D M. Fleetwood, P. S. Winokur, and T. L. Meisenheimer, *IEEE Trans. Nucl. Sci.,* **NS-38**: 1552–1559, 1991.
- 113. J. R. Schwank et al., *IEEE Trans. Nucl. Sci.,* **NS-31**: 1434– 1438, 1984.
- 114. D. M. Fleetwood et al., *IEEE Trans. Nucl. Sci.,* **NS-36**: 1963– 1970, 1989.
- 115. D. M. Fleetwood et al., *Radiat. Phys. Chem.,* **43** (1/2): 129–138, 1994.
- 116. T. R. Oldham et al., *IEEE Trans. Nucl. Sci.,* **NS-34**: 1184– 1189, 1987.
- 117. M. Haond and O. LeNeel, *Solid State Technol.,* **34**: 47–52, 1991.
- 118. L. S. Napoli et al., *IEEE Trans. Nucl. Sci.,* **NS-29**: 1707–1711, 1982.
- 119. J. L. Leray, *Microelectron. Eng.,* **8** (3/4): 187–200, 1988.
- 120. J. P. Colinge et al., *Proc. IEDM,* 1990, pp. 595–599.
- 121. R. J. Lambert, T. N. Bhar, and H. L. Hughes, *Appl. Phys. Lett.,* **64**: 3291–3292, 1994.
- 122. R. E. Stahlbush, H. L. Hughes, and W. A. Krull, *IEEE Trans. Nucl. Sci.,* **NS-40**: 1740–1747, 1993.
- 123. H. E. Boesch, Jr., T. L. Taylor, and W. A. Krull, *IEEE Trans. Nucl. Sci.,* **NS-40**: 1748–1754, 1993.
- 124. S. Cristoloveanu et al., *2nd Eur. Conf. Radiat. Their Eff. Devices Syst.,* 1993, pp. 373–377.
- 125. J. L. Levy et al., *IEEE Trans. Nucl. Sci.,* **NS-35**: 1355–1360, 1988.
- 126. G. E. Davis et al., *IEEE Trans. Nucl. Sci.,* **NS-32**: 4432–4437, 1985.
- 127. B.-Y. Tsaur et al., *IEEE Electron Devices Lett.,* **EDL-3**: 195– 197, 1982.

### *Reading List*

- D. B. Brown (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1991.
- D. M. Fleetwood and R. Gaillard (eds.), *IEEE Trans. Nucl. Sci.,* **NS-43**: 1996.
- *IEEE Transactions on Nuclear Science,* December issues.
- A. H. Johnston (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1993.
- T. P. Ma and P. V. Dressendorfer (eds.), *Ionizing Radiation Effects in MOS Devices and Circuits,* New York: Wiley, 1989.
- L. W. Massengill (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1994.
- R. L. Pease (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1996.
- J. C. Pickel (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1998.
- J. R. Schwank (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1995.
- F. W. Sexton (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1992.
- N. Van Vonno (ed.), *IEEE Nuclear Space Radiation Effects Conf. Short Course,* New York: IEEE, 1997.
- J. F. Ziegler and G. R. Srinivasan (eds.), *IBM J. Res. Develop.,* **40** (1): 1996.

JAMES R. SCHWANK FRED W. SEXTON Sandia National Laboratories