# **STATIC INDUCTION TRANSISTORS**

The static induction transistor (SIT) is a three-terminal semiconductor device. Similarly to other active devices [like the bipolar-junction transistor (BJT) or the junction field-effect transistor (JFET)], in a SIT the current flow between two terminals (the source and the drain) can be controlled through the third terminal (the gate).

The SIT has been originally conceived as a solid-state analog of the vacuum-tube triode. The device is normally on, and a reverse bias applied to the gate is used to modulate the drain-source current. In this mode of operation the steadystate current drawn from the gate is negligible, and the SIT can be considered as a voltage-controlled device, like the JFET. A SIT, however, can also be designed to operate with a forward bias applied to the gate terminal (in this case, the device is called bipolar-mode SIT or BSIT). In this mode of operation a significant current flows through the gate of the SIT and the device becomes current-controlled, similar to a BJT. The BSIT is generally designed as a normally off device and is characterized by a much larger current-handling capability with respect to SIT.

The static induction thyristor (SIThy) also belongs to the family of static-induction devices. Similar to SIT, the SITh can be designed either as a normally on or a normally off device. Its behavior is however similar to the one of a gate turn-off thyristor (GTO). In the on state the SIThy shows very large current-handling capabilities, even for high-voltage de-

### **436 STATIC INDUCTION TRANSISTORS**



Source *n*+ Gate | Gate  $VIIII$ 777777  $p^+$  *p*<sup>+</sup> ,我们也不能在这里,我们也不能不能不能不能不能不能不能不能不能不能不能不能不能不能不能不能。""我们,我们也不能不能不能不能不能不能不能不能不能不能不能不能不能 *n*– epilayer *n*+ substrate Drain **Drain** Drain and the contract of the contract

nology, with the channel region pointed out. The remaining part of gate regions improve device performances. the epilayer is the drift region of the device.

The SIThy can be turned off by applying a large negative cur- cations. The device is fabricated starting from a lowly doped rent pulse to the gate. *n*-type epitaxial region grown on the top of an highly doped

Very Large Scale Integrated Circuits (VLSI), such as logic realized on the top of the epilayer. The region between the functions and memory, the main application of SITs is in the source and the gate junctions is indicated as the *channel re*field of power electronics. Because of its interesting electrical *gion* of the device, while the *drift region* is the one from the characteristics, such as negative temperature coefficient, high bottom of the gate and th characteristics, such as negative temperature coefficient, high bottom of the gate and the substrate. The SIT is a short-chan-<br>switching speed, reduced stray capacitance, and good linear- pel device since the channel lengt ity, the SIT has been used in high-power AM/FM transmit- age channel width. ters, induction heating systems, and linear amplifiers. Bipo-<br>lar-mode SIT devices, due to the reduced on-state voltage of the big osea after the n<sup>+</sup> gate diffusion into the lightly lar-mode SIT devices, due to the reduced on-state voltage 2. In this case, after the  $p^+$  gate diffusion into the lightly drop, can be applied in high-voltage power circuits (switching doned enjlayer a second enjlargial

discrete device is composed of many elementary cells in par-<br>Figure 4 shows typical output characteristics of a SIT deallel. The surface-gate device can be realized with a simple vice. Different from long-channel JFET devices, the output



vices, without the need of supplying forward gate current. planar technology and is mostly suited for bipolar-mode appli-Although SIT devices have been proposed to realize digital  $n^+$  substrate. The  $p^+$  gate and the  $n^+$  source regions are then nel device, since the channel length is comparable to the aver-

drop, can be applied in high-voltage power circuits (switching doped epilayer, a second epitaxial growth of *n*-type silicon is power supplies and lamp ballast). SIThy are used for traction performed to realize the buried

Figure 3 shows a cross section of a recessed-gate SIT. Here, **SIT STRUCTURE AND CHARACTERISTICS** preferential silicon etching is used to form vertically walled grooves in which the gate regions are located. This process Figure 1 shows the elementary cell of a surface-gate SIT. A can achieve a self-aligned gate and source regions.



contacted after etching the upper surface of the device.



 **Figure 4.** Typical triode-like output characteristic of a SIT device. The drain current increases continuously with the drain voltage and **Figure 2.** Basic structure of a buried-gate SIT. The gate region is is controlled by applying a reverse voltage on the gate terminal.

curves of the SIT do not show an evident saturation region. Instead, the drain current continuously increases with increasing drain voltage. This behaviour is similar to the one of a vacuum-tube triode, and the non-saturating SIT *IV* curves are referred as *triode-like* characteristics.

For zero gate bias the device is on and the source-drain current is limited by the series of channel and drift region resistances (this is the device on resistance  $R_{\text{ON}}$ ). By increasing the reverse gate bias, the depletion layers surrounding the gate-channel junctions grow, up to the point at which they touch each other. In this condition a potential barrier is created in the channel, which limits the electron current flow between source and drain. Because of the short-channel SIT structure, the height of the potential barrier depends not only on the reverse voltage applied on the gate but also on the **Figure 5.** Potential distribution in a surface-gate SIT. Note the saddrain-source voltage. In particular, by increasing the drain-<br>source voltage the potential barrier beight is lowered and the cated which controls the current flow from source to drain. source voltage the potential barrier height is lowered and the drain current increases continuously, resulting in triode-like characteristics. In addition to the on-resistance, other important parameters for a SIT device are the drain-gate break- In this equation  $V<sub>T</sub>$  is the thermal voltage  $kT/q$ , where k is down voltage  $BV_{\text{DGO}}$ , the source-gate breakdown voltage the Boltzmann constant, *T* is the absolute temperature, and  $BV_{\text{SGO}}$ , and the dc blocking gain  $G_B$ , given by: *q* is the electronic charge. The coefficient  $I$ 

$$
G_{\rm B} = V_{\rm DS} |V_{\rm GS}| \quad \text{for} \quad I_{\rm D} = \text{small value} \tag{1}
$$

source voltage is given by:  $V_{DS, max} = BV_{DGO}(1 - 1/G_B)$ , assum-

For linear applications, most important SIT parameters are the voltage amplification factor  $\mu$  defined as:

$$
\mu = -\Delta V_{\rm DS}/\Delta V_{\rm GS} \quad \text{for} \quad I_{\rm D} = \text{constant} \tag{2}
$$

$$
g_m = \Delta I_D / \Delta V_{GS} \quad \text{for} \quad V_{DS} = \text{constant} \tag{3}
$$

smaller in SIT devices with respect to long-channel JFET large drain current values, the carrier concentration due to

devices is good, compared with other power semiconductor de-

transport of electrons from source to drain and is exponen- ing either buried-gate or recessed-gate technologies.<br>
When the SIT is used as a switch, it is important

$$
I_{\rm D} = I_0 \exp(-\psi_{\rm B}/V_{\rm T})
$$
\n<sup>(4)</sup>



*g* is the electronic charge. The coefficient  $I_0$  in Eq. (4) is not a constant, but depends on the shape of the potential distribution in the neighbourhood of the saddle point. The value of  $\psi_{\rm B}$  should be obtained from a two-dimensional solution of the If the device is to be used as a switch, the maximum drain- Poisson's equation which gives the potential distribution in the device. In a first-order approximation, it can be assumed  $\log BV_{\text{SGO}} > BV_{\text{DGO}}/G_{\text{B}}$ .<br>For linear applications, most important SIT parameters source voltages:

$$
\psi_{\rm B} \approx -\eta V_{\rm GS} - (\eta/\mu) V_{\rm DS} + C \tag{5}
$$

Where *C* is a constant,  $\mu$  is the voltage amplification factor, and the transconductance  $g_m$  is given by: **and**  $\eta$  takes into account the dependence of the potential barrier on  $V_{\text{GS}}$ . By substituting Eq. (5) into Eq. (4) we can observe  $g_m = \Delta I_{\rm D}/\Delta V_{\rm GS}$  for  $V_{\rm DS}$  = constant (3) that the drain current is exponentially dependent on both gate and drain voltages. Actually, the output SIT curves show The differential output impedance  $r_0 = \mu/g_m$  is generally an exponential behaviour only in the low-current range. For structures.<br>The switching speed and the high-frequency operation of rable to the epilayer doping. In these conditions, while an in-<br>The switching speed and the high-frequency operation of rable to the epilayer doping. In t The switching speed and the high-frequency operation of rable to the epilayer doping. In these conditions, while an in-<br>A device are limited by the parasitic gate-drain and gate-crease in the drain voltage has the tendency the device are limited by the parasitic gate-drain and gate-<br>source canacitances  $C_{\text{CD}}$  and  $C_{\text{CC}}$  Because of the reduced val-<br>tential barrier, the effect of the associated increase in the source capacitances,  $C_{GD}$  and  $C_{GS}$ . Because of the reduced val-<br>ness of these capacitances the high frequency response of SIT drain current is opposite. In fact, the charge due to mobile ues of these capacitances, the high frequency response of SIT drain current is opposite. In fact, the charge due to mobile<br>devices is good compared with other power semiconductor de-<br>electrons in the channel tends to incre vices. This electrostatic feedback results in the departure of the SIT output characteristics from the low-current exponential behaviour predicted by Eqs. (4) and (5) to the al-**SIT OPERATION** most linear curves of Fig. 4.

The blocking gain and the voltage amplification factor of a Figure 5 shows a plot of the potential distribution in a sur-<br>face-gate SIT device, with a reverse gate bias larger than the channel region: that is the ratio between channel length and face-gate SIT device, with a reverse gate bias larger than the channel region: that is, the ratio between channel length and pinch-off voltage. The potential distribution shows a saddle width. A large value for the channel width. A large value for the channel aspect ratio results in point in the channel region, where the potential barrier is better control of the potential barrier by the gate potential, located. The barrier height can be modulated by the two ap-<br>and hence in a larger blocking gain. Th located. The barrier height can be modulated by the two ap- and hence in a larger blocking gain. The device technology plied potentials gate-source and drain-source. As the two con- also plays a major role in determining plied potentials gate-source and drain-source. As the two con-<br>transformation also plays a major role in determining the values of  $G_B$  and<br>trol terminals act in perpendicular directions, the potential  $\mu$  In surface-cat trol terminals act in perpendicular directions, the potential  $\mu$ . In surface-gate devices, the cylindrical shape of the junc-<br>distribution and then the overall device operation are funda-<br>tion boundary results in low ch distribution and then the overall device operation are funda-<br>mentally two-dimensional. The device current is due to the duced blocking gain. Better performances are obtained by usduced blocking gain. Better performances are obtained by us-

> When the SIT is used as a switch, it is important to minimize the power losses in the on state, and hence the  $R_{\text{ON}}$  value. The on resistance is due to the sum of the channel re-

## **438 STATIC INDUCTION TRANSISTORS**

gion and of the drift region resistances:

$$
R_{\rm ON} = R_{\rm CH} + R_{\rm DRIFT} \tag{6}
$$

In the ideal case in which the current flow extends over the entire device area *A*, the drift region resistance is given by:

$$
R_{\text{DRIFT}} = W/(qN_{\text{D}}\mu_n A) \tag{7}
$$

where  $\mu_n$  is the electron mobility, while *W* and  $N_D$  are the thickness and the doping of the drift region, respectively. The actual value of  $R_{\text{DRIFT}}$  can be much larger than predicted by Eq. (7), due to uneven current distribution in the drift region. The parameters *W* and  $N_D$  are designed as a function of the drain-gate breakdown voltage  $BV_{\text{DGO}}$ . A high  $BV_{\text{DGO}}$  value re-<br>quires a thick and lightly doped epitaxial layer, resulting in are very similar to the one of a BJT device, showing a very low ona large drift resistance. State saturation voltage.

The channel region resistance strongly depends on the channel aspect ratio. Increasing the channel length or reducing its width results in fact in a worsening of the  $R_{\text{CH}}$  value. Therefore, The value of  $\beta$  is strongly dependent on the drain current.<br>a trade-off exists between blocking gain and on-resistance,  $\lim$ - The current gain can

the gate with respect to the source. In high-voltage devices, the abscissa  $x_1$ .<br>where low doning of the enitoxial layer is needed to achieve. In the first region, from the source end to  $x_1$ , high-injection where low doping of the epitaxial layer is needed to achieve In the first region, from the source end to  $x_1$ , high-injection<br>large  $RV_{\text{max}}$ , this easily results in high-level injections in both conditions hold with alm large  $BV_{\text{DGO}}$ , this easily results in high-level injections in both condition channel and duff regions that are filled with an electron hole tration: channel and drift regions that are filled with an electron-hole plasma. In this way, the device-on resistance can be largely *reduced, improving the current-handling capability of the de*vice. This advantage is paid for by a reduced switching speed,<br>as a significant time is needed to extract the excess carrier The conductivity of this region is equal to: from the epilayer to turn off the device. Furthermore, a more complex gate driving circuit is required, since a significant

gate current is needed to conductivity modulate the epilayer<br>region.<br>Because of the conductivity modulation effect, the channel<br>aspect ratio of BSIT devices can be largely increased without<br>sensible degradation of the on a significant potential barrier into the channel even for zero gate-source voltage and for a drain-gate voltage as large as  $BV_{\text{DGO}}$ . This is a highly desirable feature for a switching device, since in this case there is no need of negative gate bias to turn off the device.

The buried-gate structure is not suited for bipolar operation, due to the large gate series resistance. Better performances are achieved using recessed gate and surface gate devices. In surface gate BSIT, in particular, normally-off operation can be achieved by allowing the two gate diffusions to touch each other into the channel region.

Figure 6 shows typical output characteristics of a BSIT device. The controlling parameter is the gate current. Note that the output curves are no more triode-like, but are instead very similar to the one of a BJT device, with a very low onstate voltage. One of the most important parameters for a<br>BSIT device is the current gain defined as:<br>BSIT device is the current gain defined as:<br> $\frac{1}{2}$  in a forward-biased BSIT. Note the low electric field in the con-

$$
\beta = I_{\text{D}}/I_{\text{G}} \quad \text{for} \quad V_{\text{DS}} = \text{constant} \tag{8}
$$



are very similar to the one of a BJT device, showing a very low on-

a trade-off exists between blocking gain and on-resistance, lim-<br>iting the surrent values  $\beta$  decreases as 1/L. while at large current values  $\beta$  decreases as  $1/I_D$ .

Figure 7 shows the behavior of the electric field and of the **BIPOLAR-MODE SIT (BSIT)** carrier concentration in a forward-biased BSIT, along a vertical axis going from source to drain, passing in the center of A SIT can be operated in the bipolar-mode by forward biasing the channel region. Two regions can be defined, subdivided by the gate with respect to the source. In high-voltage devices the abscissa  $x_1$ .

$$
p(x) \approx n(x) \gg N_{\rm D} \tag{9}
$$

$$
\sigma_{\text{mod}} = q(\mu_n + \mu_p)n(x) \tag{10}
$$



ductivity modulated region. The drain voltage drops mainly in the *A*) and *I*C *I*<sub>C</sub> *I*<sub></sub>

the epilayer doping  $N_D$ . The drain current is proportional to the forced gate turn-off process begins, an initial storage time the slope of carrier concentration  $p(0)/x_1$  while the gate cur- is observed, in which the drain current remains almost conrent must supply carriers that recombine in the conductivity stant, while excess carriers are extracted from the epilayer of modulated epilayer and also minority carriers that recombine the device. Then, a depletion layer forms in the channel re-

are practically absent due to the high electric field that repels are not completely removed by the gate current during the them from the drain region, while the electrons drift toward storage time. The remaining charge in the device must then the drain. The drain-source voltage drops mainly across this decay by recombination, with a characteristic time equal to second region. the carrier lifetime in the epilayer  $\tau$ . This causes a long decay

ductivity modulation regime: that is, off abscissa  $x_1$  reaches the SIThy. The carriers lifetime in the epilayer is thus an state voltage drop exhibited by BSIT devices. yields a larger epilayer conductivity modulation and hence a

bipolar-mode operation. The device turn-off takes place in two value results in a long turn-off time and in increased switchphases. In the first one, a little change in the drain current is ing losses. To overcome the tradeoff between turn-off time observed, although a reverse current is extracted from the and on-state voltage drop, local lifetime control techniques gate terminal. This is the storage time of the device, needed using proton or helium irradiation have been proposed. to remove the excess carrier stored in the epilayer. The second phase of the BSIT turn-off process is much faster, and is char- **BIBLIOGRAPHY** acterized by the fall time needed to decrease the drain current up to zero. During this phase a sensible power dissipation<br>occurs, as the device experiences both large drain voltages<br>and currents.<br> $Electron$  Devices, **ED-27**: 1262-1268, 1980.<br>and currents.

SIT device. The main difference is the substrate doping that *Trans. Electron Devices,* **ED-29**: 805–811, 1982.<br>is *n*-type in a SIThy, while it is *n*-type in a SIT device. B. J. Baliga, High voltage junction-gate field-e

In absence of gate bias, the SIThy operates like a *pin* recti-<br>recessed gate in which the operator and the SIThy operation and 1570, 1982. fier, in which the anode corresponds to the *p*-doped drain and <sup>1570, 1982.<br>the cathode to the *p*-type source. The device, therefore, is able B. J. Baliga, *Modern Power Devices*, New York: Wiley, 1987.</sup> the cathode to the *n*-type source. The device, therefore, is able B. J. Baliga, Modern Power Devices, New York: Wiley, 1987.<br>to block a negative voltage applied between drain and source. S. Bellone et al., A quasi one-dim A positive  $V_{DS}$  value brings the device in forward conduction. devices operate  $I<sub>D</sub>$ , this state, the device is able to conduct a large surrent  $403-413$ , 1983. In this state, the device is able to conduct a large current  $403-413$ , 1983.<br>with a reduced voltage drop Like a nin diode, the forward C. Bulucea and A. Rusu, A first-order theory of the static induction with a reduced voltage drop. Like a *pin* diode, the forward C. Bulucea and A. Rusu, A first-order theory of the static conduction curve of a SIT by is characterized by a knee voltage transistor, *Solid-State Electron.*, conduction curve of a SIThy is characterized by a knee voltage

The device is in the forward blocking mode when a suffi-<br>ciently large negative voltage is applied between gate and<br>course terminals A potential beginning is graphed in the channel d. Nishizawa, T. Ohmi, and H. L. Chen. An

source terminals. A potential barrier is created in the channel J. Nishizawa, T. Ohmi, and H. L. Chen, Analysis of static characteris-<br>region which modulates the current flow between source and<br>string condition is very  $\$ 

$$
G_{\rm T} = I_{\rm D}/I_{\rm GP} \tag{11}
$$

needed to extract minority carrier from the epilayer. When *Devices,* **ED-28**: 1354–1363, 1981.

## **STATIC INDUCTION TRANSISTORS 439**

in the highly doped gate and source diffusions. gion, a potential barrier builds up, and the drain current be-In the second region, from  $x_1$  to the drain end, the holes gins to decrease. However, the stored charges in the epilayer When the BSIT is in saturation, all the epilayer is in con- tail in the drain current waveform, decreasing the speed of the epilayer-substrate junction. This explains the very low on- important design parameter for SIThy devices. Increasing  $\tau$ Like the BJT, the BSIT switching speed is limited by its reduced on-state voltage drop. On the other hand, a large  $\tau$ 

- 
- B. J. Baliga, Bipolar operatoin of power junction field effect transistors, *Electron. Lett.,* **16**: 300–301, 1980.
- **STATIC INDUCTION THYRISTOR (SIThy)** B. J. Baliga, Barrier controlled current conduction in field controlled thyristors, *Solid-State Electron.,* **24**: 617–620, 1981.
- The basic structure of a SIThy is very similar to the one of a B. J. Baliga, Electron irradiation of field controlled thyristor, *IEEE*<br>SIT doving The main difference is the substrate doping that *Trans. Electron Devices*.
- is *p*-type in a SIThy, while it is *n*-type in a SIT device.<br>In absence of gate high sthe SIThy operates like a *nin* recti-<br>recessed gates, *IEEE Trans. Electron Devices*, **ED-29**: 1560–
	-
- to block a negative voltage applied between drain and source. S. Bellone et al., A quasi one-dimensional analysis of vertical FET<br>A positive V<sub>er</sub> volve brings the device in forward conduction devices operated in the bipol
	-
- of about 0.7 V.<br>The device is in the forward blocking mode when a suffice induction transistor: effects of series resistance, IEEE Trans. Elec-
	-
	-
	-
	-
	-
	- P. Spirito, A. G. M. Strollo, and A. Caruso, Two-dimensional analysis of the IV characteristics of normally off bipolar-mode FET devices, *Solid-State Electron.,* **33**: 1401–1417, 1990.
- where  $I_{GP}$  is the extracted gate current. J. M. C. Stork and J. D. Plummer, Small geometry depleted base The turn-off speed of the device is limited by the time bipolar transistors (BSIT)—VLSI devices?, *IEEE Trans. Electron*

# **440 STATISTICAL ANALYSIS OF RELIABILITY DATA**

- A. G. M. Strollo, Trade off between blocking gain and on resistance in static induction transistor, *Solid-State Electron.,* **38**: 309–315, 1995.
- A. G. M. Strollo and P. Spirito, A self-consistent model for the SIT DC characteristics, *IEEE Trans. Electron Devices,* **ED-38**: 1943– 1951, 1991.

ANTONIO G. M. STROLLO University of Naples