Since the late 1980s, rapid advances have been made in superconducting electronics. For example, it is now possible to fabricate low-temperature superconductor (LTS) digital circuits with thousands of active devices. These circuits operate at tens of gigahertz clock speeds and with several orders of magnitude less power consumption than conventional roomtemperature electronics. Furthermore, high-temperature superconductor (HTS) devices are gradually entering the commercial market. One example is the demonstration HTS filter systems that are operational in a number of cellular phone base stations in the United States. This section gives the reader an overview of the broad field of superconducting electronics (1–3) with a description of applications and provides (a) a historical perspective of technological development. A more in-depth description of a few specific aspects of superconducting electronics are given in the following sections.

Superconductivity was discovered in 1911 in the laboratory of Kamerlingh Onnes, as a direct consequence of Onnes' invention of a method to liquefy helium. Helium becomes a liquid below 4.2 K $(-268.8^{\circ}C)$ so that with liquid helium one could study the properties of materials at very low temperatures. Researchers were measuring the resistance of mercury, lead, and tin and found that below a characteristic transition temperature T_c for each material, the resistance drops to zero. Subsequent experiments revealed that many metals become superconducting at very low temperatures. More recently, in 1986 Bednorz and Müller (4) discovered that certain ceramic materials are superconducting at relatively high temperatures. The most developed of these materials is $YBa₂Cu₃O_{7-\delta}$ (YBCO) which undergoes a superconducting transition at ap-
proximately 90 K (-183° C).

zero dc electrical resistance and the exclusion of internal magnetic fields, called the Meissner effect (5–7). A direct consequence of the second property, the Meissner effect, is that a magnet floats above the surface of a superconductor. The frequency bands to be more closely spaced, which in turn train (8). Zero electrical resistance means that one can con- field, which is approximately the size of a large coffee can. struct ideal lossless cables, wires, and transmission lines. Other electronic applications include the superconducting

(1), see the analog filter shown in Fig. 1 (9). The resistance of tronomy as a sensitive broadband detector. the superconductor is zero at dc and very low at high frequen- The reader may be wondering how materials such as lead, Furthermore, the sharp edges of the filter characteristic allow cause resistance. The BCS theory also showed that the mech-

Eximately 50 K (-165 C).
Two fundamental characteristics of a superconductor are co-workers at Conductus Inc..

Railway Technical Research Institute in Tokyo, Japan, is us- allows more channels in a given bandwidth. Note that the ing this property to develop a very fast magnetically-levitated HTS circuit in Fig. 1 requires a refrigerator to operate in the

Note that the resistance is really zero, and experiments have mixer and the bolometer used in radio astronomy (1). In a shown that for most cases a dc current flowing in a supercon- typical bolometer, millimeter wave or infrared radiation is inducting ring will persist for a million or more years. One ap- cident on a thin superconducting film, or microbridge. The plication of superconducting cables is the coils of high-power high frequency radiation causes the superconductor to go norelectromagnets for magnetic resonant imaging (MRI). mal, and the resistance of the film is proportional to the am-As an example of a superconducting electronic application plitude of the radiation. The bolometer is used in radio as-

cies. This property makes superconductors ideal for very niobium, or mercury become superconductors when cooled to sharp microwave frequency filters. Figure 1(a) shows a high- very low temperatures? The mechanism for low-temperature temperature superconductor (HTS) filter manufactured by superconductivity was not completely understood until 1957 Conductus Inc. (10), and Fig. 1(b) shows the frequency re- when Bardeen, Cooper, and Schrieffer (BCS) (11) proposed a sponse of the circuit (9). The filter consists of a single layer of microscopic theory. The basic idea of their theory is that elec-YBCO patterned into strips. These strips, coupled together by trons pair up in a superconductor, see Fig. 2, to form so-called the electrical and magnetic fields from currents flowing in the Cooper pairs. This electron pairing takes place throughout superconductor, are designed to resonate at specific frequen- the superconductor so that all of the electrons are correlated cies. These resonant frequencies define the frequency re- with one another, as components of Cooper pairs. This corresponse of the filter. This is due to the low insertion loss of the lation means that all of the electron pairs move together and filter when incorporated into the front end of the receiver. do not experience collisions with other particles which would

sent the spin of the electrons, and the oscillating line represents the interaction force. In each electron pair the spins of the electrons align extremely accurately and with a high dynamic range. The opopposite one another, so that the total Cooper pair spin is zero. erating principle of the dc SQUID is described in more detail

brations of the crystal lattice. This explains why a definite ing loop, shown schematically in Fig. 3(d). The superconducttransition temperature T_c exists for each material where the ing loop has an inductance and is magnetically coupled to a binding action of the lattice vibrations are strong enough, resonant circuit with an oscillating RF current input. Magcompared to the Coulomb electrical repulsion, to make the netic field coupled into the SQUID loop has the effect of dematerial superconducting. The BCS theory accurately de- tuning the resonant circuit, and this modulates the output scribes low-temperature superconductors. However, now the voltage. The RF SQUID readout electronics is similar to the mechanism for high-temperature superconductivity is not dc SQUID, and consists of feedback and lock-in amplification completely understood. of the tuned circuit output voltage. The magnitude of the

nomenological theory of superconductivity which derived from accuracy similar to the dc SQUID (14). Maxwell's equations and Newton's laws (7). Later, in 1950, SQUIDs are the most sensitive magnetometers and can Ginzburg and Landau developed a more sophisticated phe- even be used to measure the magnetic fields generated by nomenological theory incorporating quantum mechanics (7). neurons firing in the human brain. Typical magnetic field The BCS theory focuses on the microscopic electron-to-elec- sensitivities for LTS and HTS dc SQUIDs in the white-noise tron physics of a superconductor, whereas the London and limit are 2 fT/ \sqrt{Hz} and 10 fT/ \sqrt{Hz} respectively (1 fT = Ginzburg–Landau theories give a very useful description of 10^{-15} T = 10^{-11} G). Figure 4 shows one application of the dc macroscopic phenomena that result from the electron pairing. SQUID as a scanning microscope (15). The image was gener-Today both the London and the Ginzburg–Landau theories ated by a HTS SQUID microscope developed by Clarke and are often used to understand the dynamics of superconductors co-workers at the University of California at Berkeley (UC for electronic applications (2). Furthermore, these phenome- Berkeley) (16). The image shown in Fig. 4 is a magnetic field nological theories are also useful in that they are applicable map of the magnetic ink for a small portion of a one-dollar to high-temperature superconductors. bill, and was first observed by Welstood and coworkers at the

of superconductivity (12). He analyzed two superconductors separated by a thin barrier through which quantum tunnel- surface. The microscope resolution in Fig. 4 is approximately ing is possible. This device, called a Josephson junction today, can consist of a superconductor–insulator–superconductor can increase the resolution. For example, the IBM scanning sandwich, of which the insulator is approximately as thick as the Cooper pair diameter. Josephson's first prediction was that current can flow between the superconductors with *zero* ates at 77 K and is separated from the room temperature applied dc voltage. Today this phenomenon is called the dc sample by a small window. Josephson effect. Josephson's second prediction was that if a In addition to SQUID magnetic field sensors, the Josephdc voltage V_{dc} is applied to the junction, then an alternating son junction has other important applications, such as the in-(ac) current will flow between the two superconductors with ternational volt standard (17). The volt standard uses the ac a very high frequency $f = (2e/h)V_{dc}$, where *e* is the magnitude Josephson effect. When tunnel junctions are irradiated by miof the charge of the electron and h is Planck's constant. This crowaves they produce constant voltage steps $n(h/2e)f$, where phenomenon is called the ac Josephson effect. Both the dc *n* is an integer, and *f* is the frequency of applied microwave and the ac Josephson effect are a consequence of tunneling of radiation. A large number of junctions in series irradiated by Cooper pairs from one superconductor through the insulating a microwave source produces a large constant voltage step. barrier to the other superconductor. The Josephson junction The present standard for 1.2 V is maintained at the United has many applications in superconducting electronics. One of States National Institute of Standards and Technology the first applications was to make a very sensitive magnetic (NIST) by an array of approximately 2000 Josephson juncfield detector called a superconducting quantum interference tions irradiated by a 94 GHz microwave source. Figure 5(a) device (SQUID) (13). Shows the commercial volt-standard system manufactured by

SQUID and the resonant-frequency (RF) SQUID. closed-cycle refrigerator. In recent years, Josephson fabrica-

SUPERCONDUCTING ELECTRONICS 689

A dc SQUID consists of a parallel combination of two Josephson junctions in a superconducting (inductive) loop; see Fig. 3(a). The most sensitive SQUIDs are made with low-temperature metal superconductors. Figure 3(b) is a photograph of an YBCO HTS dc SQUID fabricated on a strontium titanate $(SrTiO₃)$ bicrystal substrate. When a dc current is applied, the output voltage measured across the two junctions is modulated by the magnetic field through the loop enclosed by the two junctions, see Fig. 3(c). This modulation is rela-**Figure 2.** Paired electrons in a superconductor. The arrows repre-
sent the spin of the electrons and the oscillating line represents the Using feedback electronics, one can measure magnetic fields in the following section.

The RF SQUID is perhaps the simplest Josephson circuit anism, or force, keeping the electron pairs together is the vi- and consists of a single Josephson junction in a superconduct-Prior to the BCS theory, London in 1935 proposed a phe- magnetic field input to the RF SQUID can be measured to an

In 1962 B. D. Josephson predicted two dynamic properties University of Maryland (15). The image was obtained by scanning the SQUID at a distance of 150 μ m from the sample 130 μ m, but decreasing the size of the SQUID pickup loop SQUID microscope with a 4 μ m pickup loop has a resolution of approximately 4.5 μ m (15). The HTS SQUID in Fig. 4 oper-

There are two types of SQUIDs: the direct-current (dc) HYPRES, Inc. (18). Note that the system incorporates a 5 K

Figure 3. (a) Circuit diagram of a SQUID where the X's represent Josephson junctions. (b) An HTS SQUID fabricated on a $SrTiO₃$ bicrystal. The SQUID is patterned from a thin film deposited on the bicrystal, and the Josephson junctions are formed on the grain boundary of the crystal. (c) Typical modulation data for a dc SQUID. The output voltage *V*out in (b) is a periodic function of the magnetic field *B* coupled into the SQUID loop. Data provided courtesy of J. Clarke and E. Dantsker, University of California, Berkeley. (d) Schematic diagram of an RF SQUID.

As another application example, researchers at TRW have cuit) superconductor fabrication processes (19). recently demonstrated a dc to 10 GHz phase-shifter based The near-instantaneous phase response of the phase upon a nonlinear transmission line (19). The circuit resembles shifter enables an additional new device, the superconducting the voltage standard, and consists of many RF SQUIDs upconverting parametric amplifier. Using a superconducting weakly coupled along the length of a superconducting trans- phase-shift transmission line, designers propagate a pure mimission line. The RF SQUIDs add inductance along the trans- crowave tone (the "carrier") through the phase shifter. Simul-

tion technology has improved so that much larger arrays with mission line, with the amount controlled by the current along a voltage of 10 V can be used as a standard. The 19-mm-long the transmission line. The phase shifter has been successfully 20,208 junction array chip for the 10 V voltage standard is fabricated and tested using both low temperature (180,000 shown in the photograph in Fig. 5(b). junction circuit) and high temperature (30,000 junction cir-

Figure 4. Inset shows the magnetic image of a portion of George Washington's face on a \$1 bill observed with an HTS SQUID microscope. Data provided courtesy of T. S. Lee, G. Dantsker, and J. Clarke University of California, Berkeley.

18 GHz. While producing as much as 32 times (30 dB) reflec- tal-to-analog converter (DAC). tion gain, the amplifier successfully achieved noise levels at The circuit in Fig. 6(a) is designed to synthesize waveforms

erty that it can switch "on" in less than a picosecond $(1 \text{ ps} =$ ellite. 10^{-12} s), and the switching involves very little power dissipa-
Digital superconducting electronic circuits are grouped in tion. These properties make Josephson junction circuits ideal two main types: voltage-state logic (22) and rapid single-flux candidates for ultrahigh-speed computing applications. quantum (RSFQ) logic (23). The operating principles and dif-

taneously, low frequency signal current is also sent along the In the last decade low-temperature superconductor microphase shifter. The low frequency signal varies the phase shift fabrication technology has progressed to the point that superof the carrier, producing a phase-modulated carrier at the conducting circuits with thousands of Josephson junctions are output. In addition to converting the low frequency waveform routinely manufactured. With this level of integration, one up to the higher frequency range, the phase-modulation can make complex digital circuits, such as analog-to-digital mechanism produces power gain, with as much as 10 times converters (ADC) and small microprocessors that operate at (20 dB) gain demonstrated in some experiments (19). multigigahertz clock speeds (1 GHz = 10^9 cycles/s). As an ex-The transmission line parametric amplifier is related to ample Fig. 6(a) shows a digital synthesizer designed by the single junction parametric amplifier, demonstrated in the Spooner and co-workers at TRW (21). The circuit consists of mid-1980s by TRW and Bell Labs. Applying 36 GHz as a approximately 700 logic gates (\sim 3000 Josephson junctions), a pump, an RF SQUID produced reflection gain for signals near read only memory (ROM) that stores a sine wave, and a digi-

the quantum limit. Parametric amplifiers can therefore have at high speed given a digital program input. Figure 6(b) extremely low noise, and degenerate parametric amplifiers in shows synthesized output for the circuit operating with a 2 particular can exhibit the novel property of actually ''squeez- GHz internal clock. The power dissipation of the synthesizer ing'' the internal noise to less than the amplifier quantum is 6 mW, which is approximately 1000 times less power than limit (20). an equivalent GaAs semiconductor circuit. The low on-chip However, by far the most promising electronic application power consumption of superconducting digital circuits is a of the Josephson junction is digital circuits. The Josephson fundamental advantage of the technology compared to semijunction is the fundamental component of all modern digital conductor circuits. Therefore, superconducting digital circuits superconducting electronics, analogous to a transistor in con- are ideal for low-power applications where large amounts of ventional digital circuits (although the operating principle is data must be processed at very high speed. One such applicacompletely different). The Josephson junction has the prop- tion is digital on-board processing in a communications sat-

Figure 5. (a) The HYPRES commercial voltage standard system, in-
cluding the 4 K Boreas cryocooler cold head, bottom right. The chip is mounted inside the evacuated cylinder on top of the cold head. The compressor is not shown. Photograph courtesy of HYPRES (18). (b) The 19 mm long 10 V voltage-standard chip consisting of over 20,000 Josephson junctions. Photograph courtesy of C. Hamilton and C. Burroughs at the National Institute of Standards and Technology, Boulder, CO (17). Original figure (b) \odot 1997 IEEE.

main reason was that IBM felt that, at that time, superconducting logic was not a significant enough improvement over projected future semiconductor circuits to warrant such a drastic shift in its core mainframe computer technology. Furthermore, the IBM Josephson circuits used a lead alloy technology that degraded over time (especially during thermal cycling), and, while the digital logic met the project specification goals, considerable difficulty was encountered in making high-speed memory suitable for a mainframe computer (24).

However, research in superconducting microprocessors continued in Japan using voltage-state logic. Several successful projects were completed under Ministry of International Trade and Industry (MITI) sponsorship. A series of processor chips were demonstrated at Fujitsu and Hitachi, and a fourchip model computer at the Electrotechnical Laboratory (22). In 1988 Kotani and co-workers at Fujitsu demonstrated a completely operational 4-bit microprocessor consisting of 1841

ferences between these two types of logic are described in detail in the following sections. Historically, voltage-state logic circuits were the digital circuits used in the IBM computer
project of the 1970s and early 1980s (24). This project aimed
to build a mainframe computer using superconducting volt-
on a 1 cm \times 1 cm chin. (b) Typical syn to build a mainframe computer using superconducting volt-
age-state logic. The project ended in 1983, and IBM chose not
quency $f = 2$ GHz. Data and chip photograph courtesy of A. Spooner to pursue superconducting digital electronics further. The

quency $f = 2$ GHz. Data and chip photograph courtesy of A. Spooner and co-workers at TRW (21). Original figure \odot 1997 IEEE.

logic gates operating at 1 GHz with 6 mW of power dissipation (22). This processor used superconducting voltage-state modified variable threshold logic (MVTL) developed by Fujimaki and co-workers (25). MVTL circuits have much higher operating margins than the previous IBM logic circuits, and the MVTL microprocessor chip was fabricated using a more stable niobium trilayer technology. The circuit in Fig. 6 was designed using MVTL voltage-state logic. In 1990 the Fujitsu team designed and fabricated an 8-bit microprocessor consisting of 6300 MVTL gates (23,000 Josephson junctions) on a 5 mm \times 5 mm chip (22). All of the component circuits operated at 1 GHz, and the multiplier had an average loaded gate delay of 5.3 ps. More recently the team led by Tahara at NEC in Japan has demonstrated a 4 kbit superconducting random access memory (RAM) with subnanosecond access times (26).

Voltage-state logic circuits have traditionally been used only for 1 GHz to 2 GHz applications. However Jeffery, Perold, and Vanduzer at UC Berkeley demonstrated a new type of voltage-state logic (27) in simple circuits at 10 GHz to 18 GHz. Therefore, much higher speed operation should be possible with this technology. One reason for the perceived limited speed of voltage-state logic is that the gates are latching. This means that circuits have to be reset to "zero" after a logical (a) "one" operation, and before the next cycle of operation. Furthermore, the information (the logical ones and zeros) cannot be moved from one gate to the next without more than one clock. Typically 2 to 4 overlapping clocks power the gates, and these clocks have to be distributed throughout the circuit. The microwave transmission lines to power the circuit are clearly seen in Fig. 6. Without careful design, the large number of clock lines can cause excessive cross talk that can degrade circuit performance.

In 1985 Likharev, Mukhanov, and Semenov proposed a new type of superconducting logic based upon picosecond voltage pulses (23,28). They called this type of logic rapid singleflux quantum (RSFQ) logic and showed that, in principle, one could make RSFQ circuits that operate at clock frequencies approaching terahertz $(10^{12} \text{ cycles/s})$. The operating principle of RSFQ,described in the following section, is fundamentally different from voltage-state logic. Because of the potential ultrahigh-speed operation (greater than 100 GHz), RSFQ is becoming the logic of choice for future digital superconducting applications.

Figure 7 shows a state-of-the-art RSFQ oversampling analog-to-digital converter (ADC) designed and tested by Semenov and co-workers (29) at the State University of New York at Stony Brook, and fabricated using the HYPRES Inc. 3.0 μ m niobium process (18). The circuit consists of a single bit sampler and an integrated digital signal processor, called
a decimation filter. The circuit is completely operational with
a 1 bit sampler and an integrated digital signal processor on a 0.5
a 9 GHz clock and a 10 MHz circuit comprises 1777 Josephson devices, consumes 0.5 mW and is completely operational with a 9 GHz internal clock. (b) 11 bit of power, and has 11 effective bits. A similar ADC chip de-
reconstructed sine wave data signed and fabricated at HYPRES operated in excess of 11 structed sine wave for a 1.13 MHz input signal. The circuit is pro-GHz with 11.5 effective bits. Note that these circuits have grammable so that for the lower frequency input there are over 14
10.000 times less on chin power disination than an equivalent bits of resolution. Circuit photog 10,000 times less on-chip power disipation than an equivalent bits of resolution. Circuit photograph and data prov
menov, State University of New York at Stony Brook.

The circuit in Fig. 7 converts lower speed $(\leq 10$ MHz) analog input signals into binary information that can be processed by a computer. Figure 7(b) and (c) show reconstructed sine wave data for the ADC for two different frequency sine wave inputs. The circuit is programmable so that, as the fre-

reconstructed sine wave data for an 8.13 MHz input signal. (c) Recon-

quency of the input is reduced, higher resolution digital outputs can be obtained. This circuit performance is as good as the best semiconductor ADC presently available.

The key advantages of RSFQ circuits are their speed compared to all other digital circuits and that they use a dc power supply. However, the main circuit design challenge is that the gates require clocking. The circuit clock consists of picosecond very low energy voltage pulses with quantized area. The clock pulses are difficult to distribute in complex circuits operating at ultrahigh speeds. Furthermore, the picosecond RSFQ pulses cannot be directly interfaced with room temperature electronics because room-temperature electronics are not fast enough or sensitive enough to detect the low-energy picosecond pulses. Furthermore, RSFQ pulses are easily attenuated by nonsuperconducting cables and by impedance mismatches within superconducting circuits. Researchers are working hard to overcome these engineering design challenges to un- (**a**) lock the full technological potential.

RSFQ and voltage-state are not the only types of superconducting logic, although they are the most widely used today. For example, a type of superconducting logic circuit has been developed in Japan called the quantum flux parametron (QFP) (30), also called the parametric quantron (3). The QFP consists of a two junction loop with parameters chosen so that when an external clock is applied, an input to the loop will cause a quantized current to circulate in either the clockwise or the counterclockwise direction, depending upon the input. The direction of the current flow signifies the logical " 1 " or " 0 " in a QFP computer. A team directed by Goto at the RIKEN laboratory has developed innovative pipeline architectures for supercomputers based upon the QFP (30). Unfortunately, QFP circuits are sensitive to noise coupled from the clock lines, and are today not used for complex computing applications. However, the QFP is extremely sensitive to input signals, and is sometimes used as a comparator in analog-todigital converter applications. $\qquad \qquad (b)$

At present all practical superconducting digital circuits are **Figure 8.** (a) High-temperature superconducting digital quantizer fabricated from low-temperature superconducting materials. circuit for an analog-to-digital c fabricated from low-temperature superconducting materials. circuit for an analog-to-digital converter fabricated by a multilayer
For example the circuits in Figs. 6 and 7 were fabricated by YBCO process. (c) The measured l a process consisting of layers of patterned and etched thin than 5.7 effective bits at 65 K. Photograph and data provided courtesy film niobium and a resistive layer, separated by SiO_2 insula- of M. G. Forrester, D. L. Miller, and J. Przybysz at Northrop tr by 2 insula- tr insula- tr insula- tr insula- tr insula- tr tor layers. Niobium is a superconducting metal at temperatures below 9 K. For digital circuits metallic layers are rela-

using HTS materials. Figure 8 shows one such HTS circuit trol to allow making junctions in quantity whose characteris-
demonstrated at Northrop Grumman. The circuit uses funda-
tics are adequately similar. (See HTS JOSEPHS mental properties of superconductivity to quantize a linear DEVELOPMENT.)
input signal and is the basic component of an analog-to-digi-Recent Jose input signal and is the basic component of an analog-to-digi-

Recent Josephson junction fabrication research has also fo-

tal converter (ADC). The circuit was cooled to 65 K for the ex-

cused on using niobium nitride (N

crystal structure, or grain boundaries, occur at the wire cross- smaller than a 4 K cryocooler.

YBCO process. (c) The measured linearity of the quantizer is better

tively straightforward to pattern and etch into integrated

single-flux quantum logic circuits can also be implemented

single-flux quantum logic circuits can also be implemented

using high-temperature superconductor (HTS tics are adequately similar. (See HTS JOSEPHSON JUNCTION

cused on using niobium nitride (NbN) for Josephson circuits periment. (31). NbN is a low-temperature metallic superconductor, and High temperature superconductors, such as YBCO, are it is much easier to fabricate digital circuits using this matecomplex multilayered materials called perovskites, which are rial than using HTS YBCO. The advantage of NbN is that its related to ceramics. When fabricating integrated circuits, if superconducting transition temperature is 16 K so that cireach layer of YBCO is not planarized, discontinuities of the cuits can operate at 10 K: a 10 K cryocooler is significantly

Since all superconducting electronic components operate at Gifford–McMahon/Boreas. They can be approximately the cryogenic temperatures, it is important to briefly discuss cryo- size of a small coffee can (5 kg to 10 kg total weight) for supercooler technology (32). Table 1 lists representative cryocool- conducting electronic applications. The pulse-tube cryocooler, ers, and temperatures that are important for superconducting in particular, incorporates a small diaphragm and piston that electronics applications. The operating temperature of the is oscillated at approximately 60 Hz to compress and expand cryocooler is dependent upon the superconducting electronic the gas coolant; this rapid oscillation gives a relatively large application, and in particular on the materials technology be- cooling power for a small mechanical volume. The focus of ing used and the thermal load of the system. For example, commercial R&D for Stirling and pulse-tube refrigerators is present Nb LTS digital circuits require a 5 K cryocooler, now to increase the operating lifetime, for example through whereas NbN digital circuits need a 10 K cooler. HTS circuits the use of compressors with gas bearings to avoid any mecan operate at higher temperatures; for example, the wireless chanical wear. filter in Fig. 1 operates at 65 K, and some HTS SQUID sys-
Cryocooler reliability has long been an issue for commertems can operate at 75 K. Note that the power dissipation of cial superconducting electronics applications. However, in resuperconducting components, except for HTS wireless filter cent years vast improvements have been made. For example systems, is extremely small. In typical applications the leads the 5 K Sumitomo cryocooler requires servicing after 10,000 component are the dominant heat load. If this is minimized, the regenerator filter. At higher temperatures, the pulse-tube cooling powers of 100 mW to 1 W are adequate for many su- type cryocoolers have impressive reliability records; two TRW perconducting electronics applications, and hence the cryo- pulse-tube cryocoolers are presently in orbit in space satel-

expanding a gas to produce cooling. For a given thermal load, that such coolers for space applications, including the Stirling the cryocooler size decreases dramatically as the temperature machines pioneered at Oxford, are built at enormous cost, is increased. Applications at temperatures less than 20 K typ- many hundreds of thousands of dollars. The challenge is to ically require a Gifford–McMahon or Boreas type cryocooler, achieve the same reliability in commercial coolers sold for less shown for the voltage-standard system in Fig. 5(a). The su- than \$10,000, that is, manufactured for a few thousand perconducting circuits are attached to the end of a cold head dollars. which consists of a capped metal cylinder separating the cir-
In the following sections superconducting electronics is decuit from the cold helium gas. In Fig. 5(a) the voltage stan- scribed in more detail. Examples of applications are limited dard circuit is sealed inside an evacuated container around to SQUIDs and digital electronics. Basic design and circuit the cold head. Gifford–McMahon/Boreas cryocoolers use an testing principles are described. Finally, possible future direcexternal compressor, and additional pistons behind the cold tions for the field of digital superconducting electronics are head. The piston expands the gas from the external compres- discussed. For a more in-depth introduction to superconductsor, and oscillates at approximately 1 Hz. The cryocooler cold ing electronics, see Refs. 1, 2, and 3. head plus the vacuum jacket is roughly the size of a personal computer tower (\sim 36 kg), and the compressor is the size of a **BASIC PRINCIPLES OF SUPERCONDUCTING ELECTRONICS** small filing cabinet (\sim 90 kg), not shown in the figure. Two stages of cold head and piston configurations are required to **Josephson Junctions and the Josephson Effect** get to 5 K temperatures, with a rare earth regenerator used to extract additional heat from the gas, or with an additional At temperatures below the superconducting transition, the Joule–Thomson cooling stage. electron pairs in a superconductor are correlated with each

higher temperatures (although a pulse tube has been demon- per pairs are in the same macroscopic quantum state, so that strated below 2.5 K), and are often much smaller than the we can describe the superconductor mathematically by a mac-

connecting from room temperature to the superconducting h of continuous operation, and servicing consists of swapping coolers can operate near to their base temperature. lites, and the reliability of these coolers is estimated at 10 Most cryocoolers use the principle of compressing and then years with zero maintenance. However, it should be noted

Stirling and pulse-tube cryocoolers generally operate at other. Quantum mechanically this means that all of the Coo-

 $GM = Gifford-McMahon closed cycle, JT = Joule-Thomson.$

*^a*10 K 2-stage pulse-tube and 2-stage Stirling cycle cryocoolers are presently in development.

^{*b*}Not commercially available, although presently used for satellite applications.

$$
\Psi = \sqrt{\rho} \exp(i\phi) \tag{1}
$$

and ϕ is the phase of the wave function. Similar to the singleparticle Schrödinger equation, the phase of the wave function Eq. (1) is related to the external magnetic field by $\phi = 2e/\hbar$ $\int \mathbf{A} \cdot d\mathbf{l}$ where \mathbf{A} is the magnetic vector potential ($\mathbf{B} = \nabla \times \mathbf{A}$ and *A*).

A Josephson junction is shown schematically in Fig. 9(a). The device is rather simple and consists of two superconductors separated by a thin barrier (such as an insulator, normal metal, or semiconductor) through which quantum tunneling where I_s is the supercurrent through the junction, V is the subsequenting the supercurrent through the junction, ϕ is the phase difference between of electro

two superconductors separated by a thin barrier. (b) The equivalent Intuitively, an increasing dc current applied to the junction is hysteretic. The dashed line denotes switching that is too fast to see

roscopic wave function Ψ : tors through the barrier. Following Feynman (5), one can assume linear coupling across the barrier and that the wavefunctions on both sides obey the single-particle Schrödinger equation. Using Eq. (1) and these coupled equations, where ρ is the density of the superconducting paired electrons one can derive the following famous Josephson equations:

$$
I_s = i_c \sin \phi \tag{2}
$$

$$
V = \frac{2e}{\hbar} \frac{d\phi}{dt} \tag{3}
$$

of electron pairs can take place. Mathematically, this is equiv-
alent to coupling the wave functions of the two superconduc-
the wave functions on both sides of the barrier, and i_c is the
critical current of the juncti

Equation (2) describes the supercurrent flow through the junction, and Eq. (3) gives the voltage across the junction. For real applications the Josephson junction is modeled by the equivalent circuit in Fig. 9(b). The superconducting Josephson junction is denoted by the cross in the circuit and is in parallel with a resistance and a capacitor. The resistor represents the flow of nonsuperconducting electrons through the junction, and the capacitance exists because the device is a "sandwich" of two superconducting layers separated by a thin dielectric insulator.

From Eqs. (2) and (3) and Kirchhoff 's laws (that is, set the bias current equal to the sum of the currents through each component) it is straightforward to show that the general equation governing the Josephson junction in Fig. 9(b) is

$$
C_j \frac{d^2 \phi}{dt^2} + \frac{1}{R_j} \frac{d\phi}{dt} + \frac{2\pi i_c}{\Phi_0} \sin \phi = \frac{2\pi}{\Phi_0} i_{\text{bias}} \tag{4}
$$

where R_i is the junction resistance, C_i is the junction capacitance, i_c is the critical current of the junction, i_{bias} is the current applied to the junction, and Φ_0 is the constant $h/2e$. The nonlinear term with sin ϕ , if linearized, has the same form as an inductor in place of the junction. Therefore the nonlinear term is sometimes called the kinetic inductance of the Josephson junction.

Equation (4) is identical to the equation for a pendulum where ϕ is the angle of the pendulum, shown schematically in Fig. 9(b). Therefore one can visualize the pendulum to obtain an intuitive feeling for the dynamic behavior of the Josephson junction. Comparing Eq. (4) to the pendulum mechanical analog, the junction capacitor C_i corresponds to the pendulum moment of inertia (mass *m* times length *l* squared), $1/R_i$ to the damping coefficient, $(2\pi/\Phi_0)i_c$ corre-(c) squarea), $1/R_i$ to the damping coefficient, $(2\pi/\Psi_0)t_c$ corresponds to mgl (where *g* is the acceleration due to gravity), **Figure 9.** Schematic diagram of a Josephson junction consisting of and $(2\pi/\Phi_0)i_{\text{bias}}$ to an externally applied torque.

circuit model for a Josephson junction with a parallel normal resis-
tance and a capacitance, sometimes called the RSJ model. The circuit $Q(b)$. When the gurrent is loss than it the pendulum does not tance and a capacitance, sometimes called the *RSJ* model. The circuit $g(b)$. When the current is less than i_c , the pendulum does not spin, and the voltage across the device is zero. However, when angle of the pendulum NbAlO_xNb Josephson junction photographed from an oscilloscope. current l_c , the pendulum begins to spin because of the torque
Note the 2.5 mV gap voltage for the junction and that the $I-V$ curve of the applied current. on the oscilloscope. Data provided courtesy of X. Meng, University of age appears across the device. The pendulum is nonlinear, California, Berkeley. **and once it starts spinning it has an "angular momentum."** and once it starts spinning it has an "angular momentum." ing damping to the pendulum analog. far. (See HTS JOSEPHSON JUNCTION DEVELOPMENT.)

tion resistance is constant, which is useful for analytic calcu- junction is very fast and can be less than a picosecond. This lations, and describes the general dynamics of the junction. makes the device useful for ultra-high-speed computing appli-However, the junction resistance is actually a nonlinear func- cations. Intuitively, decreasing the junction capacitance corretion so that when the junction begins to spin (switches on) sponds to decreasing the mass of the pendulum, which in turn the resistance sharply increases. The nonlinear resistance of makes the junction switch (rotate) faster. Mathematically the the Josephson junction is included in Josephson SPICE cir- ultra-fast switching speed is understood by noting that the cuit simulators (35). For the specific case of an underdamped linearized Eq. (4) (i.e., assuming sin $\phi \approx \phi$) has a natural superconductor–insulator–superconductor (SIS) tunnel junc- angular frequency tion, the voltage that appears across the device when it switches on is called the gap voltage of the superconductor. For Josephson junctions in general, the gap voltage physically corresponds to the energy required to break apart Cooper pairs into individual electrons on one side of the Josephson junction, and recombine them as Cooper pairs on the other where ω_c is called the plasma frequency of the Josephson side. The gap voltage is dependent on the superconducting junction. Similar to the pendulum angular frequency, the material and is 2.4 mV to 2.8 mV for Nb, and 4 mV to 5 mV plasma frequency relates to how fast the Josephson junction for NbN. The hysteretic *I*–*V* curve for an underdamped SIS niobium Josephson junction with a nonlinear resistance is with a 0.002 pF capacitance has a Josephson frequency f_c

and inductive loops for SQUIDs, where the SQUIDs and junc- circuits can be increased by increasing the critical current tions are wired together using superconducting transmission density $J_c = i_c/a$, and decreasing the area of the junction to lines. Resistors are used for damping, and to feed currents keep i_c constant. With today's fabrication process, typical J_c into the SQUIDs and junctions. In order to make a superconducting circuit one therefore needs multiple layers of superconductor for wires, a layer of resistor, and a superconduct-

cuits are fabricated by using a trilayer process. First, a layer submicron Junction fabrication process, subpicosecond of niobium a few tenths of a micrometer thick is deposited on switching times have been demonstrated (see the section on a silicon wafer. The surface of this layer is coated with a layer RSFQ logic). of aluminum about 4 nm to 10 nm thick. Then the aluminum is oxidized to a thickness of about 1 nm, and a second layer **Flux Quantization** of niobium (Nb) is deposited on top. The thin aluminum oxide layer is as the tunnel barrier for the NbAlO.Nb Josephson The response of superconducting materials to external magjunction. Note that the barrier thickness is approximate, and netic fields divides materials into Type I and Type II superis only within a factor of two or three of 1 nm. Using photoli- conductors. Type I superconductors remain in the superconthography and reactive ion etching, one can pattern circuits ducting state and exclude all external magnetic fields until from the trilayer with many thousands of Josephson junctions they reach a critical field. At the critical field, the magnetic each a few micrometers in size. Additional superconducting field enters the material, and it returns completely to the norwiring and resistor layers are deposited and etched, sepa- mal nonsuperconducting state. However, this is strictly true rated by SiO_2 , to make complex circuits. The wiring and resis-
tor layers are connected to each other and the Josephson junc-
II superconductors, on the other hand, allow magnetic fields tor layers are connected to each other and the Josephson junctions by vias, or vertical contacts, that are patterned and to enter while the material remains in the superconducting etched into the $SiO₂$ insulating layers. For high-speed circuits, state. a ground plane is usually deposited either as the first or the The magnetic field that enters in a Type II superconductor last step in the process. Note that the actual process is rather has the interesting property that it is quantized, so that the simple, that is, all deposition is at 300 K and there is no dop- magnetic flux ($\Phi = B \times A$) equals $h/2e$. The quantized maging, ion implantation, or high frequency diffusion. netic flux corresponds to a circulating current loop in the su-

tively fabricated simultaneously across the wafer, and no pro- enon is a consequence of single valuedness applied to the cessing occurs between depositions of the layers. This means macroscopic wave function Eq. (1), that is, the phase change that there are only small variations among the characteristics $\Delta \phi$ around any closed superconducting loop must be an inteof each Josephson junction. To make complex circuits the crit- ger *n* times 2π , which is equal to the magnetic action $(2e/\hbar)$ **A**

Hence, as the bias current (externally applied torque) is re- ical current variations across a chip should have a standard moved, the pendulum continues to spin, so that the junction deviation less than 3%. At present no trilayer process exists voltage is nonzero. This corresponds to the fact that the $I-V$ for HTS circuits, and hence the parameter spreads on i_c are curve of the lightly damped Josephson junction is hysteretic. rather large (approximately 20 to 100% standard deviation). Adding a resistance of a few ohms in parallel with the junc- These large process spreads are the main reason that only tion removes the hysteretic behavior and corresponds to add- small HTS Josephson circuits have been demonstrated thus

The pendulum analog described so far assumes the junc- Finally, note that the switching-on time of the Josephson

$$
\omega_{\rm c} = \sqrt{\frac{2\pi i_{\rm c}}{\Phi_0 C_{\rm j}}}
$$
\n(5)

phase (angle) can change. For example, a 300 μ A junction shown in Fig. 9(c). comparison to the interval of $\omega_c/2\pi = 1.1$ THz. Since the junction capacitance depends upon Superconducting circuits consist of Josephson junctions the area *a* of the junction, the switching speed of Josephson values are 1 kA/cm^2 to 2.5 kA/cm^2 , where the smallest junction linear dimension is $3 \mu m$. The junction switching time with a 3 μ m process is a few picoseconds. However, processes ing groundplane. with *J_c* as high as 50 kA/cm² have been demonstrated for Low-temperature superconductive niobium Josephson cir- small circuits. With this high critical current density, and a

By using a trilayer all of the Josephson junctions are effec- perconductor. Mathematically, the flux quantization phenom-

integrated around the loop:

$$
\Delta \phi = \frac{2e}{\hbar} \oint A \cdot dl = \frac{2e}{\hbar} \Phi = 2\pi n \quad \Rightarrow \quad \Phi = n\Phi_0 \tag{6}
$$

where Φ is magnetic flux and the flux quantum $\Phi_0 = h/2e$ 20.7 G \cdot μ m². The third term is derived by Stokes's theorem because the magnetic field is related to the vector potential *A* by $\mathbf{B} = \nabla \times \mathbf{A}$. On a microscopic level, the actual structure of a flux quantum in a superconducting film is complicated. However, to a good approximation it corresponds to a small supercurrent loop in the plane of the film, where the film is normal on the inside of the loop. The magnetic field generated by the current loop integrated over the area surrounding the flux quantum corresponds exactly to Eq. (6). The superconductors used for circuit fabrication, YBCO and niobium when deposited as a thin film, are Type II supeconductors.

Because the earth's magnetic field is approximately 650 mG (10^4 G = 1 T), many flux quanta will be trapped in a superconducting thin film if it is cooled in the earth's magnetic field. From Faraday's law $V = d\Phi/dt$, so that thermally induced motion of the flux quanta generate low-frequency voltage noise in superconducting circuits. This noise can limit performance of SQUID magnetometers, and researchers have spent considerable effort devising methods to reduce this noise (see the following section on SQUIDs). Furthermore, if flux quanta trap close to a Josephson junction they can nux quanta trap close to a Josephson junction they can
change the junction critical current, and this prevents digital
change the junction critical current, and this prevents digital

conducting MVTL logic gate. The sample was cooled inside a
mumetal magnetic shield in a field of 4.5 mG. Mumetal is a
very high permeability material commonly used for magnetic
shields. A line drawing of the logic circuit posed on the image to show its location. The image was obtained by scanning a small (4 μ m diameter) SQUID loop across the area of the circuit and measuring the magnetic around the SQUID loop is related to the magnetic field. Spe-
field The image measures 400 cm \times 400 cm and the deta around the SQUID loop is related to the magne field. The image measures 400 μ m \times 400 μ m and the dots cifically, if ϕ_1 and ϕ_2 denote the phase of each junction, then
son junctions in the circuit can be protected from trapped flux
son junctions in the circuit can be protected from trapped flux by cutting small ''moat'' holes in the superconducting ground plane surrounding the circuits. Then the magnetic field traps in the moat holes and not in the circuits (33). The use of moats to protect superconducting digital circuits enables de-
signing complex digital circuits that operate in magnetic
fields of several milligauss. Magnetic field values less than 5
mG are easily obtained with mumetal m

The dc Superconducting Quantum Interference Device (SQUID) Magnetometer

The basic SQUID circuit is shown schematically in Fig. 3(a). The device consists of two Josephson junctions connected in Using Eq. (7) and a trigonometric identity, parallel forming an inductive superconducting loop. For lowtemperature superconductor (LTS) SQUIDs normal resistors *R* are typically connected in parallel with the Josephson junctions to give a nonhysteretic *I*–*V* characteristic for the combination. When a dc bias current is applied, the voltage across where $\gamma = (\phi_1 + \phi_2)/2$. The phase γ evolves rapidly in time by the resistor is modulated by the magnetic flux ($\Phi = B_{ext} \times A$) the Josephson Eq. (3), and because sin γ is oscillating, it may coupled into the SQUID loop. This modulation phenomenon appear that the voltage contribution from the Josephson junc-

sum of currents from the two Josephson junctions given by

circuits from operating correctly.
Figure 10. A 400 μ m \times 400 μ m scanning SQUID microscope image
Figure 10 is an image of the magnetic field above a super-
of an MVTL OR-AND logic gate. The magnetic field scale $m \times 400 \ \mu m$ scanning SQUID microscope image Figure 10 is an image of the magnetic field above a super-
of an MVTL OR-AND logic gate is from 0
oducting MVTL logic gate. The sample was cooled inside a (white) to 400 mG (black), and the dots are the flux quanta trapped

$$
\phi_1 - \phi_2 = \frac{2e}{\hbar} \oint \mathbf{A} \cdot dl = 2\pi \frac{\Phi}{\Phi_0}
$$
 (7)

$$
V = R\left[\frac{I}{2} - i_c(\sin\phi_1 + \sin\phi_2)\right]
$$
 (8)

$$
V = R \left[\frac{I}{2} - i_c \cos \left(\pi \frac{\Phi}{\Phi_0} \right) \sin \gamma \right]
$$
 (9)

is understood as follows (7). tions averages to zero. However, the junctions obey the non-The total current flowing through the SQUID loop is the linear Eq. (4), and the oscillation is not a true sinusoid. There-
m of currents from the two Josephson junctions given by fore, the average of sin γ is nonzero.

Using Eqs. (3) and (4), one can integrate sin γ to find its those of YBCO. Therefore, when a film of YBCO is deposited average value (34). The corresponding average value of *V* is on SrTiO₃ the crystal growth matches the SrTiO₃ substrate given by given by lattice. SrTiO₃ bicrystals consist of two crystals fabricated and

$$
\overline{V} = R \left[\left(\frac{I}{2} \right)^2 - i_c^2 \cos^2 \left(\pi \frac{\Phi}{\Phi_0} \right) \right]^{1/2}
$$
 (10)

Therefore the average voltage across the dc SQUID, which
can be measured with a dc voltmeter, oscillates as a function
of Φ with a period $2\Phi_0$. These oscillations are shown for a
typical HTS SQUID in Fig. 3(c). One SQUID are too small to be seen on the scale of the photo-
and feedback electronics, called a flux-locked loop, one can use
the SQUID loop is clearly seen. External
the SQUID characteristic Fig. 3(c) to measure magnetic fie

junctions are naturally resistively damped by a low normal spiral of several large loops connected to a large pickup loop.
resistance (of order 1.0) so that no external resistors are nec. It can be fabricated on a separat resistance (of order 1 Ω), so that no external resistors are nec-
essary. In this case the resistance R in Eq. (10) becomes R. the SQUID. However, today most flux transformers are fabriessary. In this case the resistance *R* in Eq. (10) becomes R_j , the SQUID. However, today most flux transformers are fabri-
where R_i is the normal resistance of the HTS junction. cated on the same chip and direct-coup where R_j is the normal resistance of the HTS junction. cated on the same chip and direction of the SQUID magnetometers similar to Fig. 11.

At present, practical YBCO HTS SQUID magnetometers are fabricated using a strontium titanate $(SrTiO₃)$ bicrystal. As described in the previous section, noise from flux trap-The crystal lattice structure and size of $SrTiO₃$ are similar to ping is a major problem that limits the performance of HTS

polished with a mismatched grain boundary. When YBCO is deposited on this bicrystal, the YBCO film aligns with the $SrTiO₃$ crystals on each side of the boundary, and the discontinuity forms a long uniform Josephson junction along the

very accurately and with a high dynamic range (13). transformer (not shown in the figure). The transformer con-
For an HTS SOUID shown in Fig. 3(b) the Josephson sists of a thin film of superconductor patterned into a squa For an HTS SQUID, shown in Fig. 3(b), the Josephson sists of a thin film of superconductor patterned into a square
exists are naturally resistively damped by a low normal spiral of several large loops connected to a large

Figure 11. (a) A new type of SQUID consisting of a lattice of thin, $4 \mu m$ YBCO wires patterned in a lattice on a $SrTiO₃$ bicrystal substrate. The top picture shows the overall geometry of the device, and the lower photograph shows a portion of the microlattice with the two SQUID Josephson junctions. (b) Flux noise in the SQUID for a conventional "fat" magnetometer and the new "skinny" microlattice type. The flux noise in the skinny magnetometer is significantly less at low frequencies than the conventional magnetometer. Data and photograph provided by R. McDermott, H. M. Cho, B. Oh, K. A. Kouznetsov, A. Kittel, and J. Clarke, Uni-(**a**) versity of California, Berkeley.

tice of small (4 μ m wide) superconducting lines patterned in

 Φ_0 . For the microlattice design of Fig. 11, the line width is Clock 2 is applied. A logical AND can be constructed similarly chosen at 4 μ m so that $\Phi_0/16 \mu$ mately twice the value of the earth's magnetic field. There- plus both inputs *A* and *B* to switch the junction. This is exfore, at the transition temperature, flux quanta are unlikely actly the logical AND of two input signals. The inverse logic to trap directly in the thin superconducting wires. Instead, function is more complicated but can also be constructed. they trap in the honeycomb of holes comprising the SQUID The logic gate is on only when the clock is applied. Therebody, where they are effectively pinned and cannot easily fore, for data to propagate between two gates, Gate 1 and move around. The set of the Gate 2 in Fig. 12(a), the first gate must be clocked on before

in the SQUID, the net result is that the noise floor of the clock for Gate 2 is applied. This means that different clocks SQUID is considerably reduced. Figure 11(c) shows the flux must be used to move data from one gate to the next. Overlapnoise versus frequency of the thin lattice type SQUID and a ping clock phases are required for data to propagate through conventional SQUID magnetometer cooled in 630 mG (63 μ T) of applied magnetic field (approximately the earth's magnetic field). Notice that the low frequency $1/f$ noise of the thin mag- However, three phases are not always used for voltage-state netometer is much lower than the conventional (fat) dc logic. For example, the original IBM project used a single-SQUID. **phase clock with dc latches after each logical operation**, and

etic Josephson junction; see Fig. 9. We can model the hyster- erroneously trigger previous gates. This is clearly seen in Fig. etic Josephson junction by the mechanical analog of a pendu- 12(a). Given that Clock 1 is high and there is an input at *C*, lum that is free to rotate. The junction phase is analogous to when Clock 2 is applied the Gate 2 junction JJ_2 switches to the pendulum angle, and a current bias applied to the junc- the voltage state and becomes a relatively high impedance. tion is equivalent to an external torque applied to the pendu- The current from Clock 2 is then shunted to both the output lum. When the external torque on the pendulum is increased *and* the input of the gate. This feedback of current through beyond a critical value, the pendulum begins to spin rapidly. the input may cause the junction J_{1} in Gate 1 to also switch This situation is analogous to the dynamics of the Josephson to the voltage state. Several different voltage-state logic famijunction. For a Josephson junction, when the bias current is lies have been demonstrated that are robust to these probincreased to a value greater than the critical current, the lems. Most notably Fujimaki and coworkers have developed junction phase begins to change rapidly. From Eq. 3 the volt- modified variable threshold logic (MVTL) (25). MVTL circuits age across the junction is proportional to the rate of change have been demonstrated with thousands of gates at multigiof the phase, so that a voltage appears across the device. The gahertz clock rates (see Fig. 5). junction is said to have switched to the voltage state. This The basic building blocks of voltage-state logic circuits are output voltage is the logical ''one'' in a computer, and no volt- the two- and one-junction SQUIDs shown schematically in age corresponds to a logical "zero." In order to reset the junc- Fig. 12(b) and (c). These circuits are similar in structure to tion after a logical "one," the bias must be turned off, and for the dc SQUID and RF SQUID magnetometers described prethis reason logic using hysteretic junctions is sometimes viously; however, the parameters and modes of operation can termed ''latching'' logic. The switching-on time of the junction be quite different. In order to analyze the underdamped twocan be less than a picosecond. However, because the junction junction SQUID in Fig. 12(b) it is useful to make the approxiis hysteretic (the pendulum has an angular momentum), it mation that the coupling inductors L_c in the SQUID loop are takes a much longer time to switch off when the bias is re- small, so that only the flux Φ_L coupled into the SQUID loop moved. Therefore, the practical limitation on how fast volt- $(\pm \Phi_l/2)$ in each SQUID inductor L_c) is important and the voltage-state circuits can be clocked in real applications is set by age across the coupling inductors can be neglected. the switch-off time. Assuming that the Josephson junctions in the two-junction

one could use the switching properties of a single Josephson ear resistors, the equation governing the circuit is straightjunction as a logic gate. For an OR gate, the critical current forward to derive from the equivalent circuit Fig. 12(d). This of the junction is chosen so that when the clocked bias and is an ideal two-junction SQUID. Summing the currents in the *either* of two inputs *A* or *B* is applied, the critical current of branches and setting them equal to the input clock current,

SQUID magnetometers operating in the earth's magnetic the junction is exceeded, and the device switches on; see Gate field. Clarke and co-workers at UC Berkeley have spent con- 1 in Fig. 12(a). For Gate 1 in the figure, note that before the siderable effort working on this problem. Figure 11 shows a junction J_{1} switches to the voltage state the Clock 1 bias photograph of a new type of magnetometer consisting of a lat- current has a superconducting path to ground through the junction, so there is no output current from the gate. How-YBCO on a SrTiO₃ bicrystal. The idea of using a lattice for ever, after the junction JJ_1 has switched it becomes a relathe body of the magnetometer is similar to using moats to tively high impedence (since there is now a voltage across the protect superconducting logic circuits (see Fig. 10). device), and some of the Clock 1 bias current is shunted to Flux in a superconductor is quantized in units $B \times A =$ the output of the gate. This current will switch Gate 2 when by choosing the critical current so that it takes a clocked bias

Because flux motion is a significant cause of voltage noise the second. Furthermore, Gate 1 must remain on when the a chain of arbitrary logic gates. Voltage-state logic is often powered by a three-phase clock, whose phases are 120° apart. the circuit Fig. 6 uses a four-phase clock.

DIGITAL SUPERCONDUCTING ELECTRONICS The single Josephson junction logic gates described pre-
viously are not practical for real applications, since they are very sensitive to parameter variations. Furthermore, there is **Voltage-State Logic** no isolation between junctions, so that output current from The basic logical "switch" for voltage-state logic is the hyster- a switched gate can feed back through the gate input and

As an example of the basic voltage-state logic principle, SQUID have identical critical currents, capacitances, and lin-

Figure 12. (a) Schematic diagram of a simple voltage-state logic circuit constructed from hysteretic Josephson junctions. (b) Schematic diagram of the two-junction SQUID and (c) the onejunction SQUID used in digital superconducting electronics. (d) Equivalent circuit to (b) assuming the junctions are identical and the SQUID loop inductances L_c are small so their corresponding voltages can be neglected. The Josephson junctions' normal resistances and capacitances are not shown in (a)–(c) and are shown schematically in (d) for the equivalent circuit.

 $(\pi/\Phi_0)\Phi_L$ and JJ_2 is $\phi + (\pi/\Phi_0)\Phi_L$, where ϕ is the total phase vice; the two-junction SQUID has switched to the voltage across the SQUID, and $V = (\Phi_0/2\pi)d\phi/dt$ is the total voltage, state. Similar to the single junction, the two-junction SQUID we obtain switching is hysteretic. The switching-on time is very fast,

$$
2C_j \frac{d^2 \phi}{dt^2} + \frac{2}{F_j} \frac{d\phi}{dt} + \frac{4\pi i_c}{\Phi_0} \cos\left(\frac{\pi \Phi_L}{\Phi_0}\right) \sin \phi = \frac{2\pi}{\Phi_0} i_{\text{clock}} \qquad (11)
$$

two sine functions. This equation is similar to the single junc- follows. For the one-junction SQUID in Fig. 12(b), the input tion pendulum (4) where the critical current of the junction currents (which can be a clock bias and an external bias) is $2i \cos(\pi \Phi_L/\Phi_0)$, and is modulated by the coupled magnetic must equal the current through the Josephson junction, juncflux Φ_L . Hence, a current in the control line varies the switch- tion resistance, junction capacitance, and inductor. Because ing point of the device. the flux $\Phi = Li$, the current *i_L* through the inductor adds an

pled pendulums with a difference in angle $\Delta \phi = \pi \Phi_L / \Phi_0$, term adds an effective quadratic term to the potential of the When the applied bias current, or torque on the pendulums, nonlinear pendulum, so that two differe When the applied bias current, or torque on the pendulums, exceeds the critical value $2i_c\cos(\pi\Phi_L/\Phi_0)$, the two pendulums are possible. Analysis of the one-junction SQUID equation

and noting that the phase difference across JJ_1 is ϕ - spin and a voltage $V = (\Phi_0/2\pi)d\phi/dt$ appears across the debut the coupled pendulums have an angular momentum so that they continue to spin when the clock bias is removed. The advantage of this circuit is that the output voltage is isolated from the input control line.

where a trigonometric identity has been used to combine the The operation of the one-junction SQUID is understood as We can think of the two-junction SQUID circuit as two cou-
additional linear term $i_L = (\Phi_0/2\pi)\phi/L$ to Eq. (4). This linear shows that when the dimensionless parameter $\beta_L = 2\pi L i_c /$ $\Phi_0 \leq 1$ the current in the inductor is a single-valued oscillating function for a linear input current. However, when β_L 1 the current in the inductor is no longer a single valued function, and as a linear input current is applied abrupt switching is observed. For $\beta_L > 1$ the circuit operation is hysteretic, so that after switching, if the applied current is reduced the current in the inductor will continue to flow until a different switching point is reached. This hysteretic behavior is shown in Fig. 13(b) for the one-junction SQUID used in the complementary output switching logic (COSL) gate.

As an example of voltage-state logic circuit design, the basic ideas of the COSL family are briefly reviewed (27). COSL was developed for applications from 5 to 20 GHz and was optimized by using a Monte Carlo method in HSPICE (35), so that the basic gates and logic circuits have a high probability of operating at ultrahigh speed despite the process variations of critical current, resistance, and inductance.

Figure 13(a) is a schematic diagram of the COSL OR/AND gate. The XOR function is derived from the OR gate by including a 300 μ A Josephson junction in series with the inputs. All of the COSL family of gates consist of a one-junction SQUID input stage and a two-junction SQUID output stage. The two-(**a**) junction SQUID in the output stage is connected in series with a Josephson junction. The COSL circuits are designed to use a three-phase sinusoidal clocking scheme, and the input and output stages of the gates use two of the clock phases applied through the clock-shaping junctions. These junctions have the effect of clamping the SQUID biases at approximately 2.5 mV when the clocks are applied, independent of the process variations.

The input circuit for the COSL gate is a one-junction SQUID, similar to Fig. 12(c). For this circuit $\beta_L > 1$, so that the SQUID is hysteretic, and when it switches, a relatively large current flows through the inductor. Figure 13(b) shows the relationship between the input current and the inductor current for the one-junction SQUID. For the COSL gate parameters, with an input current of $350 \mu A$, the current in the inductor switches to $250 \mu A$. The output circuit of the COSL gate consists of a hysteretic two-junction SQUID, and is similar to Fig. 12(b).

The operation of the COSL OR gate in Fig. 13 is understood intuitively as follows. When clock 1 is applied, an input to the gate greater than 60 μ A is sufficient to fire the onejunction SQUID. Switching the one-junction SQUID causes a relatively large current to flow in the inductor, which is coupled to the output two-junction SQUID loop. By Eq. (11), the one-junction SQUID current suppresses the critical current of the two-junction SQUID so that when clock 2 is applied, the two-junction SQUID switches, giving 1 mV at the output, which produces 200 μ A in a 5 Ω load. An AND gate is constructed by increasing the resistor R_b in Fig. 13(a); this reduces the current from the clock so that two inputs are required to switch the gate.

Figure 13(c) is a micrograph of a COSL gate fabricated by the HYPRES Inc. (18) 2.5 kA/cm2 niobium process. Special care is taken to impedance match all inputs, outputs, and clock lines of the circuit. Specifically, the inputs and outputs
to the gate are 5 Ω superconducting transmission lines, and
the off-chip driver is a large single Josephson junction de-
signed to switch into a 50 Ω from the room temperature electronics are impedance- impedance-matched.

matched from 50 Ω to 5 Ω using a simple resistive matching network (not shown in the figure). Impedance matching is essential for circuit operation above a few gigahertz because reflections within the circuit can cause erroneous switching and can make signal detection difficult.

A typical laboratory test setup is shown in Fig. 14. The chip is mounted on the end of a high-bandwidth probe and immersed in a liquid helium dewar. The end of the probe is surrounded by two mumetal magnetic shields. Inputs to the circuit are generated by room temperature multigigabit per second data generators, and the circuit outputs are observed on the sampling oscilloscope. The sinusoidal clock is generated by a signal generator and then split into three phases and amplified by microwave amplifiers. Phase shifters and programmable attenuators vary the phase and amplitudes of the clocks independently. The clock, input signals, and sampling scope must be phase-locked to observe the output of the circuit at high speed.

Figure 15 shows typical test data for the COSL gate in Fig. 13(c) clocked at 15 GHz. The data inputs (top trace) are overlapping low-speed 4 GHz signals. The output, however, is much faster than the input data because the gate is clocked at 15 GHz. For OR operation the COSL gate switches ''on'' when either of the input signals are high, and switching is observed for AND operation when the two input signals overlap. The oscillation on the background in Fig. 15(b) and (c) is due to feedthrough of the unbalanced clocks, and is sometimes called ''ground bounce.'' The basic COSL gates have been demonstrated at 18 GHz, the maximum speed of the test **Figure 15.** (a) Photograph of 4 GHz input test data taken from a equipment, and complex COSL encoder circuits for flash sampling scope. A pulse splitter and a short length of cable were used

only in the range of a few gigahertz. This limited speed opera-
tion is usually attributed to the "punch-through" problem. gate switching occurs when the two inputs overlap. There are two types of punch-through, one caused by the plasma oscillations of the junction (36), and another called low-probability punch-through (37). The first type of punch-

speed SMA cables, and the output is detected on the sampling oscilloscope. out any input when the next clock cycle is applied. The device

ADCs have been demonstrated at 5 to 8 GHz (27). to make the phase delay of the top trace. (b) Output of the COSL OR
It is traditionally thought that voltage-state logic operates gate circuit clocked at 15 GHz. The circuit It is traditionally thought that voltage-state logic operates gate circuit clocked at 15 GHz. The circuit switching is observed when
In in the range of a four gigabortz. This limited speed operation of the two lower speed

through is related to the plasma oscillation of the Josephson junction when it resets. Using the mechanical analog, when the undamped pendulum stops spinning, there are finite oscillations at the bottom of the arc, as the pendulum damps to zero; see Eq. (5). This is analogous to the latching Josephson junction. As the junction resets, voltage oscillations called plasma oscillation are observed at the end of the logical pulse. If the clock is applied before complete damping has taken place, then the junction can misfire. This misfire, caused by nonresetting of the junction, is termed punch-through. However, circuit parameters can be chosen so that for a given clock speed and junction process the damping oscillations never misfire the circuit. Therefore, although the long resetting time of the junction limits the ultimate clocking speed, it will not generate random punch-through errors if the circuits are designed correctly.

To understand the concept of low-probability punchthrough, return to the pendulum model of the Josephson junction, Eq. (4). When the undamped spinning pendulum is reset by removing the external tourque (clocked dc bias), there is a small but finite probability that it will stop at the top of the Figure 14. A typical laboratory high-speed test setup. The supercon-
ducting chip is mounted on the end of a high-bandwidth probe and is
immersed in a liquid helium dewar. Inputs and outputs are via high-
speed SMA cables,

very high clock speeds without significant errors from is produced; see Fig. 16(b). punch-through. The junction switching is very fast, and the corresponding

and room temperature electronics. RSFQ circuits can operate "area" is quantized, at speeds in excess of 100 GHz and are described in detail in the following section.

Rapid Single-Flux-Quantum (RSFQ) Logic

RSFQ logic was proposed by Likharev, Mukhanov, and Se-
menov (23,28) in 1985, and was based upon the principles
proposed by Silver and his collaborators (38) and Sawada and
co-workers (39). The basic RSFQ circuit element

parallel with an inductor. The width of the pulse is a few picoseconds. The original part (b) is from Likharev and Semenov (23), \odot 1991 The switching speed of the damped junction is a function IEEE. **IEEE. of the device capacitance. Reducing the junction area corre-**

''punches through'' to give an error ''one'' output even though lum is rotated close to the horizontal unstable equilibrium there may have been a "zero" input. In a process with high point. If the pendulum is kicked over the unstable equilib-Josephson junction initial current, the probability of this type rium point, it flips in a circle. One can imagine that with of punch-through is very small, much less than 10^{-12} for gravity the pendulum moves slowly over the top, rapidly picks COSL. Therefore for applications, such as analog-to-digital up speed toward the bottom of the arc, and then moves back conversion, low-probability punch-through is not a significant to the original position. From Eq. (3) the rate of change of the source of errors. Bit error rate measurements on the COSL pendulum angle (junction phase) is equivalent to the voltage gates demonstrate that voltage-state logic can operate with across the device. Hence, as the junction flips, a voltage pulse

The design challenge for complex voltage-state logic cir- voltage pulse is typically a few picoseconds in width. These cuits is the distribution of the multiphase clocks. For large picosecond voltage pulses comprise the logical "ones" in an circuits the clock lines have low impedance and will carry all RSFQ digital circuit. Logical "zero" is the absence of a picosecof the power for the circuit (of the order of mW). Considerable ond pulse within a clock period. As a junction flips, the phase cross talk can occur between transmission lines, so that the (pendulum angle) changes by exactly 2π radians. From Eq. design and testing of complex voltage-state logic circuits that (6) the junction phase can be related to the magnetic field in operate at speeds beyond 10 GHz is challenging. The ultimate the inductor by $\phi = 2\pi\Phi/\Phi_0$, so that a 2π phase change correapplication of voltage-state COSL circuits may be as inter- sponds exactly to the transfer of a single quantum of magfaces between rapid single-flux quantum logic (RSFQ) circuits netic flux. Equivalently, the integral of the voltage pulse

$$
\int V(t) dt = \Phi_0 = 2.07 \,\text{mV} \,\text{ps} \tag{12}
$$

that the dimensionless parameter $\beta_c = 2\pi i_c R^2 C_j/\Phi_0 \sim 1$ and
 $Li_c \sim \Phi_0$.
 $Li_c \sim \Phi_0$.

For the simple case where the inductor in Fig. 16(a) is con-

from the simple case where the inductor in Fig. 16(a) is con-

mected at the left ''hops'' down the line, flipping adjacent junctions until reaching the output. Figure 17(b) shows a WRspice (35) simulation of the input and output voltage of the JTL with a 10 GHz input.

The clock signals for RSFQ circuits are single-flux-quantum pulses. The logical convention is that a "one" corresponds to an RSFQ pulse within a clock period, and a logical ''zero'' is the absence of a pulse in a clock period. JTLs are used for clock distribution. However one does not have to use JTLs for all data and clock distribution. For example, the digital signal processor in the ADC in Fig. 7 is broken into three components. The RSFQ and data pulses are transferred between modules by superconducting microstrip lines. Because the **Figure 16.** (a) The basic RSFQ circuit element. The junction is
shunted by a resistor that is typically 1 Ω to 2 Ω . (b) A single flux
quantum pulse generated by flipping a damped Josephson junction in
quantum pulse

Figure 17. (a) A Josephson transmission line with a dc-SFQ input circuit. The arrows represent the bias currents for the JTL. (b) WRspice simulation with the 10 GHz analog input and the resulting RSFQ voltage pulses measured at points *A* and *B* on the line. Single-flux quantum pulses propagate from *A* to *B* with a 10 ps delay. The pulse is re-shaped as it propagates from *A* to *B*, and the amplitude increases while the width decreases. The simulation assumes 200 μ A junctions, 175 μ A bias currents, 3.6 pH JTL inductors, 1 Ω resistors, and a 5 pH parallel inductor in the input dc-SFQ converter. The input is a 10 GHz 10 mV amplitude sine wave and a 10 (**b**) mV dc bias both applied to 50 Ω resistors.

other parameters accordingly. For example, a $100 \mu A$ critical current Josephson junction with a 2.5 μ m linear size corresponds to a 3 ps RSFQ pulse. A 1.25 μ m junction corresponds York at Stony Brook have used e-beam lithography to fabri- to 750 GHz.
cate simple RSFO frequency divider girenits with 0.5 μ m \times The experimental data in Fig. 18(b) are dc average value

0.5 μ m junctions and 50 kA/cm² critical current density.

Figure 18(a) shows a micrograph of an RSFQ T flip-flop

digital outputs directly by room temperature electronics.

Schematic of the circuit inset on the graph and a half-frequency RSFQ pulse train is produced. OR gate.

spondingly decreases the junction capacitance and enables The diagonal plot on Fig. 18(b) is an overlay of the average the junction (pendulum) to flip faster. Hence smaller junc- voltage of the clock and twice the average voltage of the outtions make faster RSFQ circuits, providing one scales the put. Increasing the input bias current increases the frequency of the input clock. Because the output is half the frequency of the input, we expect that, on average, the input voltage should equal twice the output voltage. The two measured quantities are indeed equal, and from the fundamental Joto a 2 ps pulse, and a 0.7 μ m junction corresponds to a 1 ps quantities are indeed equal, and from the fundamental Jopulse. Lukens and co-workers at the State University of New sephson Eq. (3) one can calculate that the speed corresponds
Vork at Stony Brook have used e-beam lithography to fabri- to 750 GHz.

cate simple RSFQ frequency divider circuits with 0.5 μ m \times The experimental data in Fig. 18(b) are dc average value 0.5 μ m junctions and 50 kA/cm² critical current density.
Figure 18(0) shows a migrograph of an RSFO T flip flope digital outputs directly by room temperature electronics.

ping the direction of the circulating flux quanta. Furthermore, the T flip-flop which is the basic memory storage element.
if the current is circulating in the clockwise direction, a single To make a complete logic family. if the current is circulating in the clockwise direction, a single To make a complete logic family, Likharev, Mukhanov, and flux quantum pulse is also produced at the output, V_{out} ; see Semenov demonstrated OR, AND, and flux quantum pulse is also produced at the output, *V*_{out}; see Semenov demonstrated OR, AND, and inversion functions for Fig. 18(b). Therefore, the input flips the circulating current, RSFQ (28). As one example, Fig. 19 $RSFQ$ (28). As one example, Fig. 19 shows the $RSFQ$ 2-input

 $m \times 0.5 \mu m$ Josephson junctions. The circuit operates correctly up to a speed corresponding to 750 GHz. Photograph and data courtesy of W. Chen, A. V. Rylyakov, V. Patel, and J. E. Lukens at State University of New York at Stony Brook.

The OR gate consists of two Josephson junctions J2 and J4 at the input connected to the inductor L3 and the junction J5. The junctions J1 and J3 are for isolation and stop feedback of RSFQ pulses to the input. Parameters are chosen so that an input RSFQ pulse at either *A* or *B* flips the junction J6. This junction is connected to a flip-flop circuit (J6, L, J7) which is a SQUID loop with an RSFQ readout. When junction J6 is switched by the input at either *A* or *B*, a single-flux quantum is held in the SQUID loop J6, L, and J7. The SQUID loop acts as a latch until the clock is applied. Quanta stored in the SQUID loop are read out by a clock pulse applied to the junction pairs J7 and J8. Parameters are chosen so that the clock pulse resets the SQUID loop and produces a flux quantum at *F* if there has been an input at *A* or *B*. This is the timed OR function. For more detailed information on the complete RSFQ logic family, see Ref. 23.

Figure 20 is a schematic of a simple RSFQ circuit designed **Figure 20.** Schematic diagram of the test circuit to measure RSFQ bit error rates (40). The circuit consists of a 10 GHz RSFQ man, University of Rochester, and *Applied Physics Letters* (41).

Figure 19. The basic RSFQ OR gate. The picosecond RSFQ pulses race through the circuit and are held in the SQUID loop J6, L, and J7 ''latch.'' A clock RSFQ pulse is applied to the junction pair J8 and J7 to read out the latch. Original figure from Likharev and Semenov

ring oscillator, which generates the clock, and two JTL stages connected to an XOR gate. Identical pulse trains from the clock propagate down the JTL stages, so that the XOR function should be logical ''zero'' for all correct outputs. Any error in the JTL stages produces an RSFQ pulse at the output of the XOR gate. The Rochester team measured the continuous operation of the circuit for nine days and measured a bit error rate of 5×10^{-17} . This error rate corresponds to 4 errors in 150 h $(5\frac{1}{2}$ days). These results matched well with thermal noise analysis of errors for a single junction. Therefore, RSFQ circuits have the potential for ultrahigh-speed operation with very low bit error rates.

Ruck and coworkers in Jülich have done the same experiment with a circuit fabricated using high temperature superconductors, and have measured bit error rates less than **Figure 18.** (a) Micrograph of an RSFQ T flip-flop fabricated using e-
beam lithography. (b) Test data for a T flip-flop fabricated using e-
may increase for complex RSFQ circuits.

by Herr and Feldman at the University of Rochester to test bit error rates. Figure reproduced courtesy of Q. Herr and M. Feld-

Picosecond RSFQ voltage pulses cannot be transferred between chips or to room temperature electronics with existing packaging. This is because they are easily attenuated or reflected by impedance mismatches and conventional room temperature electronics is simply neither fast enough nor sensitive enough to detect small picosecond signals. Therefore, the RSFQ pulses must be converted to lower frequency voltages at the output (23). Recently, researchers at HYPRES and Conductus have developed asynchronous amplifier circuits, so that one can interface RSFQ pulses directly to room temperature electronics at clock rates up to 8 GHz (42). High-speed testing has been performed on-chip at 20 GHz to 40 GHz by loading shift registers with data at low speed. Then these data are clocked through an RSFQ circuit at high speed, and the outputs are collected at high speed in shift registers. Finally, the output data are read out from the shift registers at low speed to verify the correct operation of the circuit.

One advantage of RSFQ over voltage-state logic is that it requires only dc power. The power dissipation of RSFQ circuits is approximately 10,000 times lower than GaAs room temperature electronics and approximately 50 times less than voltage-state logic. Therefore, thermal management is sig-
nificantly easier for superconducting RSFQ digital circuits
than for other room temperature technologies such as GaAs.
The main challenge for RSFQ circuits and in 100 GHz there is only 10 ps between clock pulses. Assuming at TRW Space and Electronics. propagation at the speed of light, 10 ps corresponds to 3 mm.

We are at an exciting point in the development of supercon-
ducting electronics. Fabrication techniques and design tools
ducting electronics. Fabrication techniques and design tools
are enabling the development of the fir system is not a final commercial product, it demonstrates the digital conversion using RSFQ logic (see Fig. 7). Analog-to-
possibility of integrating and packaging superconducting cir-
digital converters (ADCs) are ideal c possibility of integrating and packaging superconducting cir-
cuits.
ducting electronics applications because all of the bigh-speed

development of a superconducting multichip module (MCM) temperature electronics are relatively low speed. Further-
technology by TRW. Figure 21 shows a superconducting MCM more. ADC circuits do not require frequent access with two chips used in the cross-bar demonstration flipped on memory, which is at present difficult to implement in supertop. Using reflow solder bumping and superconducting trans- conducting circuits. HYPRES Inc. in Elmsford, NY (18) has mission lines between chips, researchers at TRW and Conduc- done considerable research to develop advanced ADC circuits. tus demonstrated 10 Gb/s data transfer rates between chips Figure 22(a) is a 6-bit (2⁶ level) flash type ADC developed and room temperature electronics. This MCM technology will at HYPRES Inc. The circuit consists of six comparators. The facilitate the development of complex superconducting digital analog input signal is applied to a resistor divider network circuits from smaller components. which feeds a one-junction SQUID at the input of each com-

Superconducting MCM

16 x 16 switch chin based upon DoD circuits

4 x 4 superconducting amplifier

using a 2 μ m, 2 kA/cm² Nb Josephson fabrication technology. Photograph courtesy of G. Akerling, A. Smith, K. Yokoyama, and J. Spargo

Because typical complex circuits are larger than 3 mm, global
clock distribution is not possible at this speed. Researchers at
UC Berkeley and elsewhere have been working to develop
new types of asynchronous timing scheme three computers connected by a superconducting parallel-ADVANCED APPLICATIONS AND FUTURE DIRECTIONS pipelined ring (26,46). Components of these sytems, con-
FOR DIGITAL SUPERCONDUCTING ELECTRONICS strated at multigigahertz data rates. The complete NEC sys-

its.
A significant accomplishment of the ATP project was the operations are internal to the circuit, and the outputs to room operations are internal to the circuit, and the outputs to room more, ADC circuits do not require frequent access to cache

Figure 22. (a) HYPRES six-bit flash analog-to-digital converter fabricated on a 1 $cm \times 1$ cm chip. Experimental test data (b) input to the circuit, and (c) collected in real time at 16 Gs/s. Photograph and data provided courtesy of S. Kaplan, S. Rylov, D. Gaidarenko, W. Li, and P. Bradley at HYPRES Inc. (18).

vider network, the one-junction SQUID currents make an in- tive number of bits, etc.) can be measured. terference pattern gray code for the input signal. Picosecond A fundamental advantage of superconducting electronics is RSFQ sampling of this gray code gives a binary representa- low on-chip power dissipation compared to room temperature tion of the input analog signal. The circuit is compact, and electronics, such as GaAs. Therefore, thermal management requires only one comparator for each bit because the unique on-chip is significantly easier than with GaAs. Furthermore, properties of the one-junction SQUID. To store the digitized compared to all other room temperature technologies, RSFQ data, a 32-word shift register memory is integrated within has a raw speed advantage because digital operation is possithe ADC. ble in excess of 100 GHz. These advantages make supercon-

GHz sampling rate. The input signal (inverted by the ampli- puter applications of the future. In fact, recent research has fier) was acquired in real time, and the binary data were indicated the feasibility of a 1012 floating-point operations per

parator. RSFQ circuits are used for ultrafast sampling of the stored in a 32 bit shift register for low speed output to room one-junction SQUID current. With certain parameters (that temperature electronics. Research is in progress to directly is, $\beta_L \leq 1$), the output current of the one-junction SQUID is interface this ADC to room temperature electronics, so that periodic in the input current. Hence by using a resistor di-
the performance specifications (spu the performance specifications (spurfree dynamic range, effec-

Figure 22(b) shows test data for the flash ADC for a 16 ducting electronics a candidate for ultrahigh-speed supercom-

second (petaFLOP) RSFQ-based supercomputer. The peta *tion to Superconductivity*, Int. Ser. Solid State Phys., New York:
FLOPs computer project presently funded by the US De. Pergamon, 1978, Vol. 6. FLOPs computer project, presently funded by the US Defence Advanced Projects Agency (DARPA), is studying the 7. For a more detailed introduction to superconductivity at the nossibility of incorporating thousands of 100 GHz superconductivity. possibility of incorporating thousands of 100 GHz supercon-
ducting RSFO vector processors (47) Malabar, FL: Krieger, 1980. ducting RSFQ vector processors (47).
The challenge for future digital superconducting technol. 8. For more information on magnetic levitation trains, see Railway

ogy is to unambiguously demonstrate circuits operating in ex-

cess of 100 GHz. These circuits will require small area (~0.8 www.rtri.or.jp

communications will require small area (~0.8 www.rtri.or.jp

communications wire μ m linear size), higher current density ($J_c \approx 10 \text{ kA/cm}^2$) junc-

9. D. Zhang et al., Microstrip filters for wireless communications μm linear size), higher current density ($J_c \approx 10$ kA/cm²) junc-
tions, and one must first demonstrate that a fabrication pro-
cess can make hundreds of 0.8 μm 10 kA/cm² Josephson de-
percond., **3** (7–10): 483–496, vices with small parameter spreads. In addition exact 10. Conductus [Online]. Available: http://www.Conductus.com
clocking of the ultrafect circuits poods to be achieved. At 100 11. For a very readable description of the B 11. For a very readable description of the BCS theory, see J. R. clocking of the ultrafast circuits needs to be achieved. At $100-11$. For a very readable description of the BCS theory, see J. R. clocking or a clock perio GHz there is only a 10 ps window for a clock period, and at $\frac{\text{Schr}}{1964}$ 200 GHz this window shrinks to 5 ps. Parameter variations 1964 .
and propagative time delays can easily introduce timing er. 12. For the original paper on the Josephson effect, see B. D. Josephsimplest 100 GHz RSFQ circuit. **12**: 159, 1964.

In the near future all systems based on digital supercon-
ducting circuits are expected to use conventional 4 K niobium
Clarke, SQUID fundamentals in H. Weinstock (ed.), SQUID Senform factor, niobium nitride (NbN), $T_c = 17$ K, will most probably become the processing technology of choice for digital su- 14. For more details on the RF SQUID and references see A. H. Silsmall pulse-tube or Stirling coolers described in the introduc- V. L. Newhouse (ed.), A_p tion. However, research and development is required for NbN demic Press, 1975, vol. 1. 15. For a good review of scanning SQUID microscopes and applica- fabrication technology to reach its full potential.

researchers and laboratories that contributed to this article. C. J. Burroughs, and S. P. Benz, Josephson voltage standard–
He would also like to thank T. Van Duzer, John Rowell, K. eview, IEEE Trans. Appl. Supercond., 7 (He would also like to thank T. Van Duzer, John Rowell, K. Likharev, John Spargo, John Clarke, Oleg Mukhanov, and 18. For process design rules and product information, see http:// Andy Smith for some suggestions on the original manuscript.

- 1. For a review of superconducting electronics with many detailed 20. See as an example and for references M. Jeffery, Subquantum 1996, *IEEE Trans. Appl. Supercond.,* **7** (2): 98–111, 1997. 1995.
- C. W. Turner, *Principles of Superconducting Devices and Circuits, IEEE Trans. Appl. Supercond.,* **7** (2): 2270–2273, 1997. New York: Elsevier, 1981. 22. For a review of voltage-state logic, see S. Hasuo and T. Imamura,
- harev, *Dynamics of Josephson Junctions and Circuits*, New York: 23. For an excellent introduction to RSFQ, see K. K. Likharev and Gordon and Breach, 1986.
V. K. Semenov, RSFQ logic/memory family: A new Josephson-
- ity in the Ba-La-Cu-O system, *Z. Phys. B. Condens. Matter,* **64** tems, *IEEE Trans. Appl. Supercond.,* **1**: 3–28, 1991. (2): 189–193, 1986. 24. For a review of the IBM superconducting computer project, see
- *Feynman Lectures on Physics,* Menlo Park, CA: Addison-Wesley, *J. Res. Develop.,* **24** (Spec. Issue): March, 1980.
- conductivity, see A. C. Rose-Innes and E. H. Rhoderick, *Introduc- vices,* **36**: 433–446, 1989.

-
- The challenge for future digital superconducting technol-

v is to unambiguously demonstrate circuits operating in ex. Technical Research Institute [Online], 1998. Available: http://
	-
	-
	-
- and propagative time delays can easily introduce timing er-

rors which will significantly limit the speed of complex cir-

rors which will significantly limit the speed of complex cir-

cuits. Finally, the circuits must
- Clarke, SQUID fundamentals, in H. Weinstock (ed.), *SQUID Sen*superconductor technology that requires a relatively large re- *sors: Fundamentals, Fabrication and Applications,* Proc. NATO frigerator. For applications requiring low power and a small ASI SQUID Sensors: Fundam. Fabric. Appl., Dordrecht, The form factor piobium pitride (NbN) $T = 17$ K will most prob. Netherlands: Kluwer. 1996. p. 1.
- perconducting circuits. NbN circuits operate at 10 K and use ver and J. E. Zimmerman, Josephson weak-link devices, in

v. L. Newhouse (ed.), Appl. Superconductivity, New York: Aca
	- tions see John Kirtley, Imaging magnetic fields, *IEEE Spectrum,* 40–48, Dec. 1996.
- **ACKNOWLEDGMENT** 16. T. S. Lee, E. Dantsker, and J. Clarke, High transition temperature SQUID microscope, *Rev. Sci. Instrum.,* **67**: 4208, 1996.
- The author would like to acknowledge gratefully the many 17. For a review of the voltage standard see C. A. Hamilton, researchers and laboratories that contributed to this article. C. J. Burroughs, and S. P. Benz, Josephso
	-
- 19. See for example D. J. Durand et al., The distributed Josephson inductance phase shifter, *IEEE Trans. Appl. Supercond.,* **2**: 33– **BIBLIOGRAPHY** 38, 1992, and J. Luine et al., Measurements of YBCO parametric amplifiers, *J. Appl. Supercond.,* in press.
	- references, see T. Van Duzer, Superconductor electronics 1986– limit Josephson magnetometry, *Appl. Phys. Lett.,* **66** (21): 2897,
- 2. The classic text on superconducting electronics: T. Van Duzer and 21. A. Spooner et al., Superconducting direct digital synthesizer,
- 3. Another good text on superconductive electronics is K. K. Lik- Digital logic circuits, *Proc. IEEE,* **77**: 1177–1193, 1989.
- V. K. Semenov, RSFQ logic/memory family: A new Josephson-4. J. G. Bednorz and K. A. Muller, Possible high T_c superconductiv- junction technology for sub-terahertz-clock-frequency digital sys-
- 5. For a good introduction to superconductivity at the undergradu- the special issue of IBM Journal of Research and Development: ate level, see R. P. Feynman, R. B. Leighton, and M. Sands, *The* Josephson computer technology: An IBM research project, *IBM*
- 1966, Vol. 3, Chap. 21. 25. N. Fujimaki et al., Josephson modified variable threshold logic 6. For a very readable introduction to the basic principles of super- gates for use in ultrahigh-speed LSI, *IEEE Trans. Electron De-*

710 SUPERCONDUCTING FAULT CURRENT LIMITERS

-
- plementary output switching logic operating at 5–10 Gb/s, Appl. *Phys. Lett.,* **69**: 2746–2748, 1996.
- 28. K. K. Likharev, O. A. Mukhanov, and V. K. Semenov, Resistive MARK JEFFERY MARK JEFFERY University of California at Berkeley single flux quantum logic for the Josephson junction technology, in *SQUID'85*, D. Hahlbolm and H. Lübbig (eds.), Berlin: de Gruyter, 1985, pp. 1103–1108.
- 29. V. K. Semenov, Yu. A. Polyakov, and D. Schneider, Implementation of oversampling analog-to-digital converter based on RSFQ logic, *Ext. Abst. ISEC'97,* 1997, Vol. 1 (Plenary Contrib.), pp. 41–43 (Rep. D6).
- 30. E. Goto, Y. Wada, and K. F. Loe (eds.), *Advances in Quantum Flux Parametron Computer Design,* Singapore: World Scientific, 1991.
- 31. G. L. Kerber et al., An improved NbN integrated circuit process featuring thick NbN ground plane and lower parasitic circuit inductances, *IEEE Trans. Appl. Supercond.,* **7** (2): 2638–2643, 1997.
- 32. For information on the Sumitomo and CTI cryocoolers see http:// www.janis.com and for the Iwatani pulse tube see http:// www.kelvinic.com
- 33. M. Jeffery et al., Magnetic imaging of moat-guarded superconducting electronic circuits, *Appl. Phys. Lett.,* **67**: 1769–1771, 1995.
- 34. For a systematic treatment of this and other examples, see A. Th. A. M. De Waele and R. De Bruyn Ouboter, Quantum-interference phenomena in point contacts between superconductors, *Physica,* **41**: 225, 1969.
- 35. For a good commercial Josephson circuit simulator see WRspice at http://www.srware.com, for the public domain JSIM see http:// www-cryo.eecs.berkeley.edu, and for HSPICE see http://www. avanticorp.com. The Josephson junction model is given in the Appendix to M. Jeffery et al., Monte Carlo optimization of superconducting complementary output switching logic circuits, *IEEE Trans. Appl. Supercond.,* **8** (3): 104–119, 1998.
- 36. T. A. Fulton, Punchthrough and the tunneling cryotron, *Appl. Phys. Lett.,* **19** (9): 310–313, 1971.
- 37. R. Jewett and T. Van Duzer, Low probability punchthrough in Josephson junctions, *IEEE Trans. Magn.,* **MAG-17** (1): 599– 602, 1981.
- 38. J. P. Hurell and A. H. Silver, SQUID digital electronics, *AIP Conf. Proc.,* **44**: 437–447, 1978.
- 39. G. Oya, M. Yamashita, and Y. Sawada, Single flux quantum 4JLinterferometer operating in the phase mode, *IEEE Trans. Magn.,* **MAG-21**: 880–883, 1985.
- 40. Q. P. Herr and M. J. Feldman, Error rate of a superconducting circuit with and without an applied magnetic field, *Appl. Phys. Lett.,* **69**: 694–695, 1995.
- 41. B. Ruck et al., Measurement of the dynamic error rate of a high temperature superconductor rapid single flux quantum comparator, *Appl. Phys. Lett.,* **72** (18): 2328–2331, 1998.
- 42. O. A. Mukhanov et al., Josephson output interfaces for RSFQ circuits, *IEEE Trans. Appl. Supercond.,* **7** (2): 2826–2831, 1997.
- 43. Z. J. Deng et al., Data-driven self-timed RSFQ digital integrated circuit and system, *IEEE Trans. Appl. Supercond.,* **7** (2): 3634– 3637, 1997.
- 44. For an easy to read overview, see N. Dubash and R. Simon, Hybrid cryoelectronic communication systems—the future in ultrahigh performance communications devices, *Supercond. Ind.,* **10** (3): 18–22, 1997.
- 45. M. Hosoya et al., Contention solver for a superconducting packet switch, *IEEE Trans. Appl. Supercond.,* **7** (2): 2274–2275, 1997.
- 46. For a review of the NEC ring system and test results, see S. Yorozu et al., System demonstration of a superconducting communication system, *IEEE Trans. Appl. Supercond.,* in press.

26. S. Tahara et al., Josephson memory technology, *IEICE Trans.* 47. For general information on the program, see http://ww.darpa.mil/ *Electron.,* **E79-C**: 1193–1199, 1996. ito/Summaries97/F187_0.html, and for information on the super-27. M. Jeffery, W. Perold, and T. Van Duzer, Superconducting com-

plementary output switching logic operating at 5–10 Gb/s. Appl. sunysb.edu/RSFQ/Research/PetaFLOPS