ode junction, thereby closing the switch in the anode-to-cathode or forward direction. The SCR differs in operation from the three-layer bipolar junction transistor (BJT) in *latching* after gating and the buildup of sufficient *latching current.* The SCR stays latched on until its anode-to-cathode current (gate open) is reduced below a *holding current* limit. The thyristor also differs from the transistor in displaying bistable action that depends on *pnpn* regenerative feedback.

A thyristor can be unidirectional or bidirectional, have from two to six leads (Fig. 1), and be triggered from a voltage blocking state to a conducting state by gate current; by light (photon) energy (e.g., from a laser); by a voltage change *dv*/*dt*, as in the reverse-switching rectrifier (RSR); or by twoterminal breakover, as in the diac and the Shockley diode). The triac and silicon bilateral switches are examples of bidirectional thyristors that conduct current in either direction.

A unique property of the thyristor is *regeneration,* herein defined as simultaneous electron and hole injection from the cathode and anode emitters respectively. The SCR gate current acts to initiate electron injection from the cathode emitter. After electrons transit the narrow *p* base, they enter the wide *n*-base and initiate hole injection from the anode emitter, thereby resulting in charge neutrality, regeneration, and latch-on. Anode current delay results from the time required for electrons to transit the thin *p*-base, which can be reduced by (dual) gating the cathode and anode emitters simultaneously.

Reverse-switched *dynistors* (RSDs, from the I. V. Grekhov–A. F. Ioffe Institute, Russia) are two-terminal thyristors with shorted anode emitters. Dynistors are designed to turn on by passing reverse current from cathode to anode, thereby modulating the central junction prior to the first current zero crossing. Dual gating from both anode and cathode emitters can be achieved by optical, *dv/dt,* or dual gate triggering and can result in high *di/dt* capability.

The history of *pnpn* thyristors can be traced back to the invention by Schockley, in the early 1950s of the Hook collector transistor, now called the Shockley diode. Moll et al. of Bell Labs published an article on *pnpn* transistor switches in 1956 (1). In the late 1950s R. A. York, aware of the Bell Labs work, initiated a commercial effort at the General Electric (GE) Company that would eventually result in the first wide-

THYRISTOR TYPES

A thyristor is a semiconductor switch consisting of four alternately doped *pnpn* layers. Thyristors are typically available to control voltage and current from \sim 100 V to 10,000 V and from 1 A to >3000 A (rms), and vary in size from <5 mm to >125 mm chip diameter. The most common thyristor is the semiconductor-controlled rectifier (SCR). The SCR is a threeterminal thyristor device with anode, cathode, and gate terminals. Thyristors are also available within integrated circuits (ICs), particularly in telecom applications.

The symmetric SCR blocks voltage in both directions and can be turned on by applying a small current to the gate cath- **Figure 1.** The programmable reverse-conducting thyristor.

214 THYRISTOR TYPES

spread production and application of thyristors. Shockley and devices as high-speed-turn-on switches, later to be called expected, and ΔT is the temperature excursion (K) per cycle. *pulse power thyristors* (PPTs), with an article (2) in 1958.

Thyristors are typically made from the highest-quality float-
zoned silicon, but have also been made from GaAs and SiC. The control of power is the most common and cost-effective
Most high-power thyristors have deen-diffus Most high-power thyristors have deep-diffused parallel-plane use of the traditional SCR, because the current reverses po-
central iunctions that terminate at bevelod (mess) surfaces larity each cycle, thereby enabling lowat the surface (the GE C13 and C106). The Si-controlled (>20 kHz) switching, particularly for inverters, choppers, and
switch (SCS-C13) uses the planar process to bring all four electric motor control. Thyristors are th switch (SCS-C13) uses the planar process to bring all four electric motor control. Thyristors are the most cost-effective layers to the top surface thereby enabling the connection of closing-switch and on-state devices. Th layers to the top surface, thereby enabling the connection of closing-switch and on-state devices. They also have the poten-
terminals to all of them. Triac therefores have angle and tial to be the optimum opening and clo terminals to all of them. Triac thyristors have anode and tial to be the optimum opening and closing switch for >1200
cathode patterns on both sides of the wafer which enables V applications. Continuing thyristor techno cathode patterns on both sides of the wafer, which enables

a continuing challenge. Materials such as glass $(GE \#351)$, with respectively reversed reverse-biased safe operation of the reverse-biased safe operation operation in the reverse-biased safe operation in the reverse-biase polymers (polyimide siloxanes), SiN, diamondlike carbon (RBSOA).
(DLC), SiPOS (oxygen-rich polysilicon), silicones (RTVs), ox- The 1998 demand for power semiconductor devices (over 1 (DLC), SiPOS (oxygen-rich polysilicon), silicones (RTVs), oxage current, especially if moisture is allowed to penetrate to

Thyristors are usually limited to $\langle 125^{\circ}$ C due to leakage current and the potential for thermal runaway. However, diodes that block equivalent voltage are rated to $\approx 200^{\circ}$ C. Reperformance to $>200^{\circ}$ C. Temperature excursions during altic melting point, $\approx 577^{\circ}$ C. Traditionally the surge-current A) applications.

9 , Gibbons also recognized the potential of *pnpn* hook collector where *N* is the number of expected cycles before failure is

Construction GENERAL APPLICATIONS

central junctions that terminate at beveled (mesa) surfaces
(Fig. 2). High-voltage thyristors are made from single-crystal, control the power to a load such as a lamp, without having to
high-resistivity *n*-type silicon th them to control ac power.
 realizing the unfulfilled potential of the thyristors for unlim-
 realizing the unfulfilled potential of the thyristors for low leakage current has been ited turn-on di/dt , as well as optimu Passivation of thyristors for low leakage current has been ited turn-on di/dt , as well as optimum turnoff performance
continuing challenge. Materials such as glass $(GE #351)$ with respect to the reverse-biased safe operat

ides, and combinations have been used after suitable surface W) exceeds \$13 billion per year and is growing at \approx 13%. beveling and cleaning. A major passivation difficulty is associ-
ated with mechanical stress and passivant-induced surface this demand. IGBTs are currently favored in new applications ated with mechanical stress and passivant-induced surface this demand. IGBTs are currently favored in new applications
charge, which is usually electronegative and tends to invert for medium-power, medium-frequency applica charge, which is usually electronegative and tends to invert for medium-power, medium-frequency applications. However, the underlying high-resistivity *n*-base region near the passi-recent progress in applying thyristor t the underlying high-resistivity *n*-base region near the passi- recent progress in applying thyristor technology to inverters, vation surface. Inversion results in *channeling*, or high leak- motor control, pulse power, an vation surface. Inversion results in *channeling*, or high leak- motor control, pulse power, and choppers may eventually dis-
age current, especially if moisture is allowed to penetrate to place many IGBT devices, particul the Si surface. integrated MOS devices are used for thyristor control. The thyristor is the most cost-effective technology to block high voltage with minimal on-state losses.

Turnoff performance is the primary weaknesses of the tracently, thyristors have been designed with shorter emitters ditional SCR. Inverter SCRs are designed to minimize the on both sides of the chip, thereby enabling diodelike blocking turnoff recovery time t_q in resonant or forced commutated inverter circuits. Presently, IGBTs must be considered competilowable surge performance can approach the metal–Si eutec- tive with inverter SCRs in medium-power \ll 1200 V, \ll 200

Figure 2. Positive-beveled thyristor.

opening-switch thyristors, but suffer low RBSOA performance voltage in lifetime-controlled inverter SCRs. The disadvancapability. All popular opening-switch power semiconductors, tage of GATO operation is the requirement for negative gate such as IGBTs, GTOs, and MCTs, suffer open-base recovery bias and current during the off-state and commutation *dv/dt* (OBR) problems. These problems are associated with the fi- intervals, and the complexity of the triggering circuitry. nite time required for trapped-electron–hole recombination in GTO's are similar to GATOs but must be lifetime-conthe open bases, and are manifest as tail current and high trolled to act as opening switches. GTOs are made with both switching losses. In contrast, rectifier diodes and some nar- symmetric and asymmetric (*n*-buffer field-stopper layer) row-base BJT devices recover by sweeping untrapped charge structures, and without cathode shorts. Asymmetric GTOs from the junction during reverse recovery, with a resultant are made both with and without (transparent emitter) anode *square RBSOA.* This means the device is able to interrupt shorts. The best turnoff gains for GTOs $(I_s/I_g \approx 5)$ are obtained its rated current, to rated voltage, without the use of costly with shorted-anode, asymmetric structures, but most must be snubbers (i.e., parallel capacitors). continuously gated to remain on. So far, some of the highest-

con area for use as active emitter area at 50 Hz to 60 Hz ac. pulse-power applications. The devices have large shorted emitters (for high *dv/dt*) with *MOS-Controlled Thyristors* (MCTs) are integrated arrays small center gates, and depend on the low plasma spreading of paralleled GTO cells (on the order of 20 μ m spacing), with velocity to turn on emitter areas remote from the center gate. complementary FETs connected from anode to gate and gate Phase-control SCRs are typically constructed by diffusing a to cathode. All of the cells have turnoff FETs that act as gate– symmetric *pnp* followed by a selective n^+ (n^+ means heavy n^- cathode shunts during turnoff and during the off state. Some doping) on the cathode side. The cathode is defined by a selec- of the MCT cells have integrated high-voltage turn-on DMOStive silicon etch or by oxide masking. The device is then met- FETs connected from anode to gate. For those turn-on cells allized, and the metal selectively etched using photomasks, having their own anode–gate FET, the upper-base spreading thereby separating the cathode from the gate metallization. resistance under the emitter is low, and good gate–emitter Initial conduction is typically confined to an area immediately injection is assured for good *di/dt.* However, not all cells have surrounding the gate pad, and later spreads to the entire turn-on FETs, and their area utilization (60%) is not as good emitter area. If di/dt exceeds specified limits, the initial on as with GATOs ($>85\%$). Furthermore, gate-yield consideraarea will be too small to support the current, and small tions limit the active area to about 1 cm^2 . High-current, high*di/dt* melt holes will develop in the vicinity of the gate cath- voltage applications are therefore better served by GATO, ode periphery and destroy the device. Researchers have ex- GTO, or DGT designs, even though the turnoff function is tensively examined the spreading velocity by viewing radia- not required. tive recombination of the spreading hole–electron plasma. In the past, thyristors have not been optimized to serve as Despite comprehensive research, the high base spreading re- both closing and opening switches for square RBSOA perforsistance of conventional phase control devices results in low mance, that is, turnoff at full current and voltage without (e.g., less than 200 $A/\mu s$) di/dt withstand capability of phase- snubbers. As a result, designers have sought circuit solutions control SCRs. Such as forced commutation for turnoff, resonant topologies

(for high di/dt), similar to transistor emitter patterns. These to limit di/dt , snubbers to limit reapplied dv/dt , and expeninterdigitated thyristors utilize larger initial areas of the sive gate drives to accommodate GTOs with low turnoff gain. emitter for faster turn-on, and enable short turnoff times. For Long turnoff tail currents due to open-base recovery of the faster turnoff, heavy gold or platinum diffusion and/or elec- wide-base *pnp* is endemic to most power semiconductor opentron radiation reduce the carrier lifetime in the open *n*-base, ing switches. The MCT has addressed many of these difficultthereby reducing thyristor turnoff times (t_a) . Unlike transis- ies, but also suffers from open-base recovery (low RBSOA), is tors, inverter thyristors have heavily shorted emitters to pre- difficult to scale up to large areas with good yield, and has a vent latchup when voltage is being reapplied (that is, *dv/dt* low active-to-total area ratio. Moreover, turn-on FETs associwithstand capability). These inverter design features allow ated with MCTs must block the full device voltage and must thyristors to be used at high (up to 50 kHz) repetition rates, be sized proportionally to the 2.5 power of the blocking volt but at the expense of high forward voltage drop, which limits age. Thus, it would be desirable to provide the industry with

tors have unshorted *npn* regions that are designed like high- snubbers or saturable reactors. Baliga (3,4) has further respeed transistors, where the gate is used for charge-control fined the operation of MOS-gated thyristors by integrating turnoff functions. In GATO closing switches, the gate is used MOS control for single-side emitter switching, and by controlto extract charge from the gate–emitter junction during the ling the base resistance (BRTs). The best DMOS polarities for

OPEN-BASE RECOVERY PROBLEMS *t_c* (zero-current interval) and the reapplied dv/dt -switching interval. This allows high-repetition-rate performance with-Gate turnoff thyristors (GTOs) and MCTs are designed as out the adverse tradeoff between turnoff time and on-state

di/dt pulse-power closing-switch thyristors (PPCSTs) have been GTO-type structures. These GTO emitter structures are **AVAILABLE TYPES** ideally suited to receive and distribute high turn-on gating currents. If opening is not required, the highest possible The following summary describes various commercially avail- hole–electron lifetimes will lead to the lowest possible onable thyristor technologies. $\qquad \qquad$ state voltage and turn-on time. Therefore, the GATO is per-*Phase-control thyristors* are designed to maximize the sili- haps the best conventional semiconductor switch structure for

Inverter thyristors have distributed or interdigitated gates (soft switching for low-RBSOA switches), saturable reactors performance and accelerates the onset of thermal runaway. power electronic switching devices that can serve as both clos-*Gate assist turnoff* (GATO) *and gate turnoff* (GTO) *thyris-* ing and opening switches at unlimited *di/dt*s and without

216 THYRISTOR TYPES

configuration. (c) Silicon-controlled switch. (d) Reverse-conducting thyristor. (e) Anode-gated thyristor. (f) Cathode-gated thyristor. (g) Dual-gated MOS-controlled thyristor.

GTO cell. Unfortunately, the MCT *p*-base has a much lower that is controlled from both anode and cathode sides, using RBSOA capability than the traditional *n*-base, thereby lead-
optimum *n*-channel DMOSFETS for emitter RBSOA capability than the traditional *n*-base, thereby lead-

Dual-Gated Thyristors (DGTs), with four terminals, enable control of all thyristor junctions. Figures 3 and 4 illustrate ode emitters.
the variety of devices that are possible with ohmic contacts to Both the *npn* and *pnp* portions of the DGT are efficient the variety of devices that are possible with ohmic contacts to constructed to be capable of almost unlimited di/dt by simul- attendant hole–electron recombination tail of the wide-base

taneous electron–hole injection from both anode and cathode emitters, by reduced spreading resistance under the emitter, and by providing a continuous and narrow solder-bumped gate–cathode structure. High *di/dt* has many desirable ramifications in power applications. Dual gate contacts offer thyristor devices having improved ambient temperature performance. Existing thyristor junction temperatures (T_i) are limited to approximately 125°C. By employing asymmetric semiconductor structures and edge-bevel-area gain reduction techniques such as positive beveling and electron beam irradiation, significantly higher junction temperatures, on the order of 200°C, can be achieved. A four-leaded semiconductor device having an anode, anode gate, cathode, and cathode gate is illustrated in Fig. 6. By selectively connecting the anode and anode gate leads and/or the cathode and cathode gate leads (and/or by opening the emitter leads), DGTs can be operated or transitioned in a number of different modes. For example, the DGT can transition from a conducting *pnpn* thyristor to a **Figure 4.** Two-sided thyristor. *pin* diode, enjoying the square-RBSOA capability of the diode. The DCT can also operate as a semiconductor-controlled switch (SCS), as a reversibly triggered conducting thyristor, as an anode-gated GTO, as a cathode-gated GTO, or as an MCT turnoff are *n*-channel, which requires a *p*-base for the anode–cathode-gated SCR. The DGT can operate as an MCT GTO cell. Unfortunately, the MCT *n*-base has a much lower that is controlled from both anode and cathod ing to an adverse tradeoff.
 Dual-Gated Thyristors (DGTs), with four terminals, enable most efficient amplifying-gate turn-on of both anode and cath-
 Cated Thyristors (DGTs), with four terminals, enable most efficient

all four layers of a mesa-type thyristor, and how to transition bipolar junction transistors (Fig. 6) which can be used indefrom one to the other. Figure 5 illustrates a method of transi- pendently. Access to all four thyristor layers results in much tioning the conducting thyristor to a recovering reverse- better device control, higher hole–electron lifetimes, and betbiased *pin* diode. Semiconductor switching devices can be ter turnoff performance because open-base recovery with the

Figure 5. Two methods of turning off the DMCT.

Figure 6. The *npn*–*pnp* model of the thyristor.

a narrow and continuous emitter, the conducting *pnpn* struc- by simply closing a FET (IGBT) switch (Fig. 7). ture can transition to a recovering (reverse-biased) *pin* diode *Pulse power thyristors* (PPTs) operate at high emitter cursnubbers, high on-state and turnoff dissipation, low repetition (PFNs). rate, and low controllable current density, all of which can be PPT thyristor design typically involves: avoided in the DGT.

Two-sided turnon triggering is typically required for fast • Low-inductance stripline packaging turn-on; that is, ohmic contacts are provided to both anode
and cathode gate regions of an asymmetric thyristor struc-
ture. High di/dt turn-on gating is achieved by connecting the
anode and cathode gates together with a resulting in simultaneous injection from both anode (holes) • Characterizing the PPTs for pulse power operation in apand cathode (electrons) emitters (Fig. 7). plications such as radar modulators, electromagnetic

by use of a long continuous serpentine emitters on both sides replacements for thyratrons, ignitrons, spark-gap of the chip, surrounded on both sides by gate metallization switches, and mechanical switches. (Fig. 1). The lateral dimension from the center of the emitter to the gate metal edge is everywhere constant and shorter A unique feature of pulse-power thyristor design is the abthan 1 diffusion length. Unlike phase-control SCRs, turn on sence of an adverse tradeoff between closing-switch and openof the DGT will utilize the entire area of the serpentine emit- ing-switch thyristor design. Both closing- and opening-switch

pnp and *npn* is avoided. With contacts to all four layers and high-*di/dt* performance without failure. Triggering is effected

by connecting both gates to their respective emitters. Thus, rent densities of $> 5 \times 10^4$ A/cm² with $di/dt > 20$ kA/ μ s. Addithe external circuit will sweep charge from the recovering tionally, series stacks of chips are used to discharge capacilarge-area central junction, rather than depending on open- tors from >35 kV. PPT chips can be series connected to block base hole–electron trapped charge recombination as in con- high voltage in increments of >3.3 kV, in packages only ventional IGBTs, MCTs, or three-leaded GTOs. Open-base slightly larger than the chips, thereby enabling low-stray-inrecovery is associated with low RBSOA, that is, a need for ductance pulse power circuits, or pulse-forming networks

-
-
-
-
- Slow lateral plasma spreading, typical of SCRs, is avoided launchers, food and water purification, and as solid-state

ter at the instant of turn-on, thereby enabling an indefinitely designs benefit from the narrow serpentine emitters on both sides of the chip, ohmic contact (and leads) to all four layers, and thick gate metal contacts and low spreading resistance under both anode and cathode emitters. Pulse-power openingswitch thyristors (PPOSTs) only differ from pulse-power closing-switch thyristors (PPCSTs) by having some sort of lifetime control (such as Au–Pt diffusion and/or electron radiation); that is, the same process used to make *pin* diodes faster via less stored charge. High-temperature voltage-blocking performance is another advantage of having contacts (leads) to all four layers of thyristors. When both anode and cathode gate leads are connected to their respective emitters (via resistors or active FET switches), the PPT has the same volt-**Figure 7.** Dual-gated thyristor turn-on. age-blocking performance as a *pin* diode. That is, PPTs will be capable of blocking voltage to $>200^{\circ}$ C, in comparison with 125°C for the traditional 3.3 kV thyristor. Access to all four tance control, *IEEE Electron Device Lett.*, **EDL-14**: 280–282, 1993. *pnpn* layers enables both emitter switching and MCT switch- 4. B. J. Baliga et al., Theoretical and experimental characteristics of ing for diodelike RBSOA, the best SOA known. Simply con- the base resistance controlled t the base resistance controlled thyristor (BRESOA, the best SOA known. Simply con-
necting the two PPT gates together (Fig. 7) also enables efficially translations of the two PPT gates together (Fig. 7) also enables efficia necting the two PPT gates together (Fig. 7) also enables efficient turn-on and self-limiting *di/dt*.

Heat transfer and temperature control of semiconductors is a

much more tractable problem than that of thyratrons, spark

much more tractable problem than that of thyratrons, spark

and B. J. Bicher, *Thyristor Physics*, impedance than solid state-devices, which severely limits J. C. Driscoll et al., A high speed pulser thyristor, *Proc. 1998 IEEE*
their charge transfer capabilities in comparison with PPTs.

their charge transfer capabilities in comparison with PPTs.

Thyristors were developed in the late 1950s to replace 200

V to \approx 2000 V thyratrons. Light-fired thyristor stacks to >50

KV are now generally available. Rad kV are now generally available. Radar transmitters also ben-
efit from PPT technology for improved performance and
higher efficiency.

Triggering DGTs is much simpler than for tube-type devices or traditional thyristors. For example, with both anode and JOHN CUERVO DRISCOLL cathode gates, a small high-voltage IGBT device (or small opto-PPT) can be used to simply connect the anode and cathode gates together, thereby forward-biasing both anode and cathode emitters for fast turn-on. The main power supply is
therefore used for triggering; where the trigger current also
serves as load current. As the main PPT modulates, less volt. NETIC MEDIA, MAGNETIZATION REVERSAL. serves as load current. As the main PPT modulates, less volt-

Age is available for trigger current, so it automatically de-
 TIMED GRAPHS. See DISCRETE EVENT SYSTEMS. age is available for trigger current, so it automatically decreases the current after the critical *di/dt* turn-on stress in- **TIME DIVISION MULTIPLE ACCESS.** See DEMULterval is over, a very convenient feature. As voltage-triggered TIPLEXING EQUIPMENT. devices, the IGBTs will enable transformer-isolated triggering **TIME-DOMAIN.** See TIME-DOMAIN NETWORK ANALYSIS. of multichip stacks using low-rated (\approx 5 V· μ s) pulse transformers.

Traditionally, phase-control thyristor *di/dt* specification limits address a failure mode where the turn-on current is pinched to a small filament, causing a small *di/dt* melt hole along the edge of the gate–emitter junction closest to the gate region. With an adequate gate drive, PPTs do not fail in the traditional *di/dt* mode. Rather, the finite PPT switch turn-on time will act to self-limit *di/dt* in PFN discharge circuits, where stray inductance is a second-order effect in determining *di/dt*.

BIBLIOGRAPHY

2. W. Shockley and Gibbons, *Proc. IRE,* 1947–1949, December 1958.

TIME-DOMAIN NETWORK ANALYSIS 219

- 3. B. J. Baliga et al., An emitter switched thyristor with base resistance control, *IEEE Electron Device Lett.*, **EDL-14**: 280–282, 1993.
-

Reading List

GE SCR manual, 6th ed., General Electric Co., 1979. **TEMPERATURE CONTROL** *Harris MCT/IGBT/Diodes Data Book,* 1994.

-
-
-
-
-
-
-
-
-
- S. M. Sze, *Physics of Semiconductor Devices*, New York: Wiley, 1969.
- V. A. K. Temple, MOS-controlled thyristors—a new class of power device, *IEEE Trans. Electron Devices*, **ED-33**: 1609-1618, 1986.
- **TRIGGERING** P. Wood, *Fundamentals and Applications of Gate-Turn-off Thyristors,*
EPRI, 1988.

-
-