This article describes the development of data-flow architec-
tures. The execution model of a data-flow computer is radi-
cally different from that of a conventional computer in that
cally different from that of a conventi that are products of active research done in the area during instruction to execute. In addition, because the same memory

mentation of a computer system whose computation mechanism is based on a data-driven execution model. Multithread- dependency created by the reuse of variable t1. Instruction 9 ing is a term commonly used by a number of different becomes independent of instruction 8 if a new variable $t \cdot 4$ is disciplines of computer science and engineering. In this arti- used instead. cle, a multithreaded architecture is defined as a hardware im- It is true that in modern computer systems, various hardplementation of a computer system that is designed to im- ware and software optimizations are employed to exploit inprove upon the computation mechanisms of pure data-flow struction level parallelism (2,3) as just discussed. However, architectures. In general, a multithreaded architecture is a the basic execution model is still that of serial execution hybrid whose computation mechanism is borrowed from the where program control is centralized through a program data-driven as well as the control-driven execution model. counter.

Control-Flow Architecture

All conventional computers are based on the ideas proposed by the group from the University of Pennsylvania Moore School that built the ENIAC (1). Some of the key characteristics of a computer from this group are (1) serial execution of instructions and (2) using single memory to store both the instructions and the data. The group's ideas were driven by the need to come up with an architecture that was simple and yet flexible.

The attribute of serial execution gave a simple execution mechanism based on a special register called the program counter (PC) which is updated to point to a memory location that contains the next instruction to be executed. The data that are used as instruction operands are stored at different locations in the same memory. The result produced by executing an instruction is stored back into the memory. The following sequence of instructions represent a program that computes the two roots of a quadratic equation, $ax^2 + bx + c =$ 0. The formula to compute the roots is

In conventional computers, instruction execution order is implied by the order in which the instructions appear in a **DATA-FLOW AND**
Program. In the previous example, instruction 2 is executed
MULTITHREADED ARCHITECTURES after instruction 1 and instruction 3 is executed after instrucafter instruction 1 and instruction 3 is executed after instruction 2. Control instructions such as jump and conditional

the late 1970s to early 1990s.
A data-flow architecture is defined as a hardware imple-
a data-flow architecture is defined as a hardware imple-
pendencies may occur. In the example, instruction 9 depends A data-flow architecture is defined as a hardware imple-
entation of a computer system whose computation mecha-
on instruction 8. Actually, this is an example of artificial data

sent instructions and the edges the data dependency instance of a node. relationship between nodes. The example used in the previous A solution to handle multiple instances of nodes in the dysubsection is represented as a data dependency graph in namic architecture is to assign a unique name to each activa-

and the three MULT nodes at the top of the graph are the tag value. This tag value would be different from the other three coefficients a, b, and c. This means that these nodes can data tokens that are destined for the same program graph execute as soon as the values become available. In the same node. The U-interpreter is an abstract data-flow machine usway, the rest of the nodes are executed as their input op- ing such a scheme (5). By looking at the tag values of the erands become available. There is no centralized control incoming data tokens, it is possible to group those data tokens mechanism that manages the execution of the instructions. that belong to the same instance of a given program node. Instead, the execution mechanism is entirely distributed. The data-driven execution model can be viewed as data traveling on the edges of a graph in the form of data tokens. When a node "fires" as a result of its input operands becoming available, the input data tokens are consumed and a new data token is produced which is sent to other nodes that depend on it to execute.

Data-flow architectures are divided into static and dynamic architectures. In a static data-flow architecture, there can only be a single instance of a node at run-time. This means that at a given time, only one data token can travel on **Figure 2.** Instruction template that represents a program graph an edge of a program graph. On the other hand, a dynamic node has fields to specify the operation, store input operands and data-flow architecture allows multiple instances of a node at destination node addresses.

run-time. This means that multiple data tokens of different instances can travel on a program graph edge. With a dynamic data-flow architecture, it is possible to unfold a loop at run-time, that is, multiple loop iterations can be executed concurrently. With a static data-flow architecture, a loop needs to be parallelized through replication of the loop body nodes by a compiler, for example before the program is executed (4).

In a static data-flow computer, a program graph node can be represented by a template which specifies the operation to be performed, space to store the input operands with associated valid bits, and a list of pointers to the destination graph nodes that need the result of the operation. A data token would need three fields; Data, Port number, and Destination template address fields. The Port number field specifies whether the data is the left or the right input operand. Representation of a node as an instruction template in a memory is shown in Fig. 2.

A static data-flow computer system has three functional units: Update unit, Fetch unit, and Processing unit. The Update unit receives the incoming data tokens and stores the value in the specified instruction templates. If it finds that all input operands are ready, the address of the template is inserted into a ready queue for processing. The Fetch unit removes a template pointer from the head of the ready queue and fetches the instruction template from the template memory and prepares the instruction for execution by the Pro-Figure 1. The data dependency graph of a program that computes cessing unit. The Processing unit generates data tokens as the two roots of a quadratic equation. $\frac{1}{100}$ a result of executing specified operation. Figure schematic diagram of a static data-flow architecture.

A dynamic data-flow computer needs to have a different **Data-Flow Architectures** and **Data-Flow Architectures** architecture from that of a static data-flow computer because Unlike the serial execution model used in a conventional com- a program graph node can have multiple instances at runputer, the execution model of a data-flow machine is inher- time. For example, the instruction templates used in the ently parallel. In this execution model, the executability of an static architecture is not suitable for the dynamic architecture instruction is determined solely by the availability of the in- since many data tokens that belong to different instances may put operands. A program for a data-flow computer is a repre- be destined to the same node at the same time. Also, a mechasentation of data dependency graphs where the nodes repre- nism is needed to detect data tokens that belong to the same

Fig. 1. tion. This is achieved by assigning tags to data tokens. Data We see from the graph that the input operands of the NEG tokens belonging to the same activation would have the same

Figure 3. Schematic diagram of a static data-flow architecture. Update unit readies instructions according to the arriving data tokens. Processing unit has multiple execution units so that independent instructions can be executed concurrently.

With this approach, a dynamic data-flow architecture
needs a special storage where the incoming data tokens are
compared to the other tokens already waiting in the storage.
If a match is found, the matching tokens are sen with all the data tokens waiting in the storage. Naturally, a data token of a monadic node does not need to wait in the memory.

In this section, we have presented a brief overview of the execution model of data-flow architectures and compared it to that of conventional architectures. In the remainder of this article, we discuss the programming languages for the datadriven execution model and present some experimental dataflow and multithreaded computers.

PROGRAMMING LANGUAGES

In a data-flow computer, instruction sequencing is deter-
mined solely by the availability of the input operands. There-
fore, a programming language for a data-flow computer
fore, a programming language for a data-flow c operators to values which in turn produces other values (4). In Sisal, there are no side-effects as there is no concept of memory. When an operator is applied to operand values, those values are consumed by the operator and result values are produced. This kind of computation model fits well with that of data-flow architectures.

Sisal has program structures that look similar to that of typical modern imperative languages. For example, Sisal has the if-else construct which looks similar to that of C. Although syntactically similar, Sisal's if-else construct is quite different from that of C semantically. In C, if-else is a control statement that determines which statements are to be executed. In Sisal, on the other hand, if-else is an expression that returns values depending on the value of the specified condition. The following code segments show the equivalent C and Sisal program statements using the ifelse construct. The upper code segment is in C and the lower code segment corresponds to the equivalent Sisal code (7).

```
if (i > = j) {
   large = i;small = j;\mathcal{E}else 
   large = i;small = i;\mathcal{E}large, small := if i \geq j then
                       i, j
                    else
                       j, i
                   end if;
```
struction Fetch Unit. This special memory is usually called used in an expression that multiplies it to \circ . Obviously, this the Matching store and is viewed as an associative memory kind of a statement is illegal in C.

```
if (add)
  ans = a + b;
else
   ans = a - b;
final_ans = ans \star c;
final ans := if add then
                 a+b
              \rhole\rhoa-b
              end if * c;
```
FOR DATA-DRIVEN EXECUTION Sisal has the let expression which provides locality of ef-

```
x = p + 3.7;y = q + 2.4;x_t times_y = x * y;
x_times_y := let
                x := p * 3.7;y := q + 2.4in
               x * y
             end let;
```
Following is an example of one of Sisal's two basic looping all research machines and have dynamic data-flow architecconstructs. Which loop construct to use depends on whether tures. We have chosen these machines due to their signifithere are loop carried dependencies or not. If each iteration cance in the data-flow architecture research. The first of the of the loop is independent, the parallel loop construct is used. three was developed by a team from the University of Man-Otherwise, the sequential loop construct is used. The one chester in the UK $(8,9,10)$. This is the first implementation used in the last example is the sequential construct since the based on a dynamic data-flow architec used in the last example is the sequential construct since the based on a dynamic data-flow architecture. SIGMA-1 was de-

```
for (i = 1; i \le N; i++)hist[f[i]] = hist[f[i]] + 1;hist := for initial
           temp := array_fill(1,N,0);i : = 0while i <= N repeat
           i := old i + 1;
           temp := old temp[f[i]:
              old temp [f[i]] + 1]
        returns value of temp
```
figure. Semantically, the loop in the example produces a new fined in the data-driven execution model. array every iteration. The statement returns value of temp returns the array from the last iteration. **Manchester Data-Flow Computer**

The Manchester data-flow computer has a four-stage asynetic.

The loop expression in the upper example returns and the matrix of the Manchester data-flow computer has a four-stage asyn-

array which is bound to ans. The lo multiplication. The innermost loop returns a value which is nents are connected via a ring network that is capable of han-
the inner product of two vectors δ is \star and δ is \star and δ is \star and δ is \star a the inner product of two vectors a[i, *] and b [*,j]. The dling up to 10 million packets per second. In addition to the the inner production reduction connection four main components, the computer has an I/O (input/outkeyword sum specifies the summation reduction operation. four main components, the computer has an I/O (input/out-
Therefore the innermost loop returns a value bound to Ω_{cm} put) switch that connects it to the host. Therefore, the innermost loop returns a value bound to e lem

```
for (i=1; i<=N; i++)ans[i] = q + (y[i] * (r *
      z[i+10] + t * z[i+11]),ans := for i in 1, Nreturns array of
          q + (y[i] \cdot (r \cdot *)z[i+10] + t * z[i+11])end for;
for (i=1; i<=N; i++)for (j=1; j<=N; j++)for (k=1; k<=N; k++)c[i][j] += a[i][k]*b[k][j];c := for i in N cross i in 1, N
        elem := for k in 1, N
          returns value of sum
             a[i,k] * b[k,i]end for
     returns array of elem
     end for;
```
DATA-FLOW ARCHITECTURES

This section presents three data-flow computers that were built between 1980 and the early part of the 1990s. They are **Figure 4.** The architecture of the Manchester dataflow machine.

veloped by the Computer Architecture Group from Electroencies. technical Laboratory (ETL) in Japan. This is the largest implementation of any data-flow machine built thus far. It consists of 128 processing nodes (11,12). The Monsoon dataflow computer was designed by a team from the Laboratory of Computer Science at Massachusetts Institute of Technology (MIT) in cooperation with Motorola. The significance of Monsoon is in its token matching mechanism (13,14). Although static data-flow architectures are not included in this article, Dennis' work in the development of a static data-flow architecture has stimulated the development of various data-flow projects (15,16).

The common characteristic of these three early data-flow end for; machines is that their actual implementations closely reflect Note that in Sisal, arrays are treated just like scalar val- the abstract machine implied by the data-driven execution ues. That means an element of an array cannot be updated. model. For example, as data tokens are viewed as flowing Instead a new array is created based on the old array in from one node to another on a program graph, data values which the corresponding array element is an updated value. are physically transported as data packets. Also, instruction The keyword old is used for such a purpose as shown in the scheduling is done dynamically based on the firing rule de-

which becomes an element of the resulting matrix c . use the I/O switch in a multiprocessor configuration. Figure 4 shows the schematic diagram of the machine.

> The Token queue unit is a 32 K Word of hardware circular first in first out (FIFO). A word is 96 bits wide which is the length of a data token. The function of the token queue unit is to store the initial data tokens as well as buffer the incoming data tokens so that the token flow through the pipeline ring is smooth. The data token format is shown here with the

700 DATA-FLOW AND MULTITHREADED ARCHITECTURES

field name and the number of bits shown in parenthesis. The tag field is used to identify the activation to which the data token belongs. The marker bit is used to indicate to which mode (user or system) the token belongs.

$$
Token = [data(37).tag(36).destination(22).marker(1)].
$$

The Matching unit is the module that is responsible for instruction scheduling. An instruction is scheduled dynamically when its input operands become available. The availability of the input operands are determined by comparing the necessary fields of the incoming tokens to each other. Although the matching store can be viewed as an associative memory, the Manchester machine uses a hardware hash table to match tokens due to the high cost of associative memory.

The hash table consists of eight banks of memory that can store 1.25 million data tokens. A 16-bit hashing function is **Figure 5.** Sigma-1 has dedicated hardware structure handlers in adcoming token. The resulting value is used to access the hash element is shown at right.
that of the structure is found the matching to shown at right. table banks in parallel. If a match is found, the matching tokens are formed into a single token and sent to the Instruction Unit. If a match is not found, the incoming token is stored in the matching store. If the hash table space over- to store aggregate data types such as arrays. A two-stage flows, the token is stored in the Overflow unit. Omega network connects the processing and the store ele-

second for monadic nodes. The Matching unit operates at a

field of the data token sent by the Matching unit. The instruc- ken Queue unit of the Manchester machine, that is, it buffers
tion address field is further divided into the segment and the incoming data tokens. The Buffer tion address field is further divided into the segment and the incoming data tokens. The Buffer unit can store up to 8 K
of f set fields of 6-bits and 12-bits, respectively. The segment tokens where a token is 89-bits long offset fields of 6-bits and 12-bits, respectively. The segment tokens where and the offset values are used as in virtual memory that is as follows: and the offset values are used as in virtual memory, that is, the value in the segment field is used to access a 20-bit segment base address from the segment table. The offset is then added to compute the instruction address. An instruction can
have up to two destinations. Therefore, a duplicate (dup) op-
The perfield specifies the processing node that executes the have up to two destinations. Therefore, a duplicate (dup) optoken fields are formed into a packet and sent to the Pro- field $\frac{1}{\text{here}}$ cessing unit for execution.

The Processing unit can have up to 20 functional units.

Each functional unit is implemented using a bit-slice pro-

cessor. The Processing Unit operates at a clock cycle time of The i field indicates to which the loop it cessor. The Processing Unit operates at a clock cycle time of which is either circulated back to the token queue unit or out

language. More detailed information on compilation and per-

Japan and it is the largest data-flow computer built thus far. times as it is consumed. It consists of 128 processing elements and 128 structure store The three hardware modules, the Buffer unit, the Fetch

applied to the tag and the instruction address field of the in-
coming to the processing elements. The organization of the processing
coming token. The resulting value is used to access the hash element is shown at left wh

There are only dyadic and monadic nodes in the program ments. There are 32 group nodes in which each node consists graph which the Manchester machine executes. The Matching of four processing nodes and four structure store elements. unit can match tokens at a rate of 1.11 million matches per Within a node, communication between elements is done via second for dyadic nodes and can pass 5.56 million tokens per a local network. Figure 5 shows the schematic diagram of the second for monadic nodes. The Matching unit operates at a processing and the structure store elemen

clock cycle time of 180 nsec.
The SIGMA-1 processing element consists of five hardware
The Instruction initials the instruction address modules. The function of the buffer unit is similar to the To-The Instruction unit uses the instruction address modules. The function of the buffer unit is similar to the To-
Id of the data token sent by the Matching unit The instruce ken Queue unit of the Manchester machine, that is

$$
Token \equiv [pe(8).itag(8).tag(32).c(1).type(8).data(32)].
$$

erator is needed if there are more than two destinations. Once corresponding instruction. The itag field is used to indicate
an instruction is fetched the instruction and the remaining the type of a token, that is, a user an instruction is fetched, the instruction and the remaining the type of a token, that is, a user or a maintenance. The tag
token fields are formed into a packet and sent to the Pr_0 -field further breaks into four subfie

$$
\text{Tag} \equiv [i(10), \text{base}(8), \text{offset}(10), \text{flq}(4)]
$$

57 nsec and the fastest instruction takes 16 cycles to execute. ken belongs. The loop iteration number is used to identify the The largest number of functional units tested successfully is instance of a data token when a loop is unfolded dynamically, fourteen. The resulting data is formed into a 96-bit data token resulting in multiple iterations that are active concurrently.
which is either circulated back to the token queue unit or out. The base and the offset fields to the host computer.
The Manchester machine used Sisal as the programming matching function that should be performed by the Matching The Manchester machine used Sisal as the programming matching function that should be performed by the Matching

Interacy More detailed information on compilation and per-

unit. One such function is the "sticky" matching formance issues can be found in Refs. 8 and 17. When the flg field of a data token is set to sticky, that token does not disappear after being consumed as an input operand **Electrotechnical Laboratory SIGMA-1** of an instruction. This is useful when the value of a data to-
ken is a loop invariant. Without the sticky function, a value SIGMA-1 is developed by the Electrotechnical Laboratory in that is consumed multiple times must be created as many

elements. Structure store is a special memory subsystem used unit, and the Matching Unit form the first stage of the two

DATA-FLOW AND MULTITHREADED ARCHITECTURES 701

stage pipeline that is driven by a 10 MHz clock. A ready instruction and its input operands are sent to the Destination unit and the Execution unit. The two units operate in parallel. The Destination Unit forms the resulting data tokens as specified in an instruction while the Execution Unit executes the instruction. The Execution Unit has an Integer arithmetic/logic unit (ALU), a floating-point ALU, a multiplier, and a structure address generator.

The programming language used by SIGMA-1 is called DFC (data-flow C) which is a variant of C. It obeys the single assignment rule. More information on the SIGMA-1 can be found in Refs. 11, 12, and 18.

Massachusetts Institute of Technology Monsoon

Figure 6. Organization of the Monsoon processor.
One common feature in all dynamic data-flow computers is a hardware module that performs token matching. Ideally, token matching is done using an associative memory that, upon ken is the Fetch unit. This is the direct consequence of the Monsoon is the first dynamic data-flow computer to come up be processed by a different processor.
with a mechanism called the Explicit token store (ETS) that Monson uses Id as its programmin provides fast token matching without using associative token functional language developed for data-flow execution. matching (14).

In the ETS mechanism, a compiler is used to determine **MULTITHREADED ARCHITECTURES** the relative storage location that an incoming data token checks to see whether its matching token is waiting or not.

This mechanism is even increased in the acomomol rechnique used in comparing the performance of data-flow architectures pointed

This mechanism is similar to a

-
-
-

in Fig. 6. Unlike the other earlier dynamic data-flow ma- realization that it would be beneficial to combine the advan-

receiving a token, automatically produces the matching token ETS mechanism which needs the offset embedded as part of from a pool of tokens stored in the matching store. A match- an instruction to compute the frame memory address that ing token is found by associatively matching the tag of the stores the matching data token. When the matc ing token is found by associatively matching the tag of the stores the matching data token. When the matching token is
incoming data token with the tags of all the tokens waiting found, the tokens are sent to the Functiona incoming data token with the tags of all the tokens waiting found, the tokens are sent to the Functional unit for execu-
in the matching store. Using associative memory to imple-
ion. The tag is computed concurrently. The in the matching store. Using associative memory to imple- tion. The tag is computed concurrently. The resulting value
ment the matching unit, however, is expensive. That is why and the tag are then formed into a data token ment the matching unit, however, is expensive. That is why and the tag are then formed into a data token and is circu-
hardware hash table was used in the Manchester machine. Lated back into the Fetch Unit or sent out to t lated back into the Fetch Unit or sent out to the network to

Monson uses Id as its programming language (19) . Id is a

1. The IP subfield of the incoming data token is used to
fetch the instruction to get the offset value.
2. The offset value is used in conjunction with the FP sub-
2. The offset value is used in conjunction with the FP 3. The matching token is waiting in the corresponding struction completes execution and the result is available. frame address if the presence bit is set. In that case, This, however, is not the case in conventional processors. For the matching tokens are sent to the execution unit. If example, a stream of sequential instructions may be at differthe presence bit is not set, then the incoming token is ent stages of execution in a pipeline and the result of an instored and the presence bit is set. struction may be sent to the next instruction using techniques such as data forwarding which reduces pipeline stalls (2).

The schematic diagram of the Monsoon processor is shown The idea of multithreaded architectures grew out of the chines, the first module that processes an incoming data to- tages of the data-flow and conventional architectures. The ap-

702 DATA-FLOW AND MULTITHREADED ARCHITECTURES

cally or manually into multiple threads in which a thread is cessor is an extended C that supports multithreading. A a group of instructions that are executed in sequence. At run- thread is represented as a function and therefore, the granutime, threads are scheduled dynamically according to the larity of a thread is under the full control of a programmer. A data-driven execution model. Once a thread is scheduled, function can be executed as a function through conventional however, the instructions inside the thread are executed as in function calling mechanism or as a thread by calling it using conventional processors. There were a number of proposals a special thread invoking library function. for multithreaded architectures (20,21,22).

In this article, we present two multithreaded architec- **P-RISC** caliery (20). EM-4 from ETL is the only proposed architecture
thip) (20). EM-4 from ETL is the only proposed architecture
that was actually built into a prototype. P-RISC evolved from
developed Monsoon at MIT. The startin

architecture. EM-4 is a hybrid machine whose architecture $\mathbb{F}P$ is the base address of the activation frame and IP is the has inherited from both the data-flow and conventional archi- instruction address. tectures. The current implementation of the EM-4 multipro- The two key mechanisms of data-flow architectures are tocessor consists of 80 processing nodes connected via a five- ken matching and forwarding of a result as a token to its stage circular omega network (Fig. 7). Each processing node destination after instruction execution. In data-flow mais based on the EMC-R processor which is driven by a 12.5 chines, these mechanisms were implemented in hardware MHz clock. The processor has four hardware modules. The and therefore, is transparent to software. In P-RISC architec-Switching unit routes data tokens to itself or to other pro- ture, these mechanisms are broken down into primitive opercessing nodes. If a token is destined to the local processor, it ations and made into instructions, hence RISC approach. The is inserted into the Input buffer unit. The Input Buffer Unit has 32 words organized as a FIFO. There is an extra 8 K but with four new additional instructions that enable it to Word of secondary buffer located in an off-chip memory. behave like a data-flow processor. The four new instructions

A thread is scheduled for execution if its input operands are listed here. are available. Once a thread is scheduled for execution, instructions are executed using only the latter two pipeline 1. for k IPt stages of the processor, the Fetch unit and the Execution unit. stages of the processor, the Fetch unit and the Execution unit.

Once scheduled, a thread runs to completion if no remote

memory read instruction is executed. If a remote memory 3. start v c d

read instruction is execut read instruction is executed, the thread is suspended by the processor and another ready thread is scheduled for execution. The suspended thread is scheduled for execution when The instruction fork is used to schedule a thread for exethe data from the remote memory read becomes available. cution. When fork IPt is executed at address IP, a thread Long delays caused by remote memory operations in parallel starting at address IPt is scheduled for execution. A thread machines can effectively be hidden by performing useful work is scheduled for execution when its thread descriptor is enwhile a remote memory read is in progress (23). q queued to a scheduling queue. As the fork instruction sched-

proach is that a program code is partitioned either automati- The programming environment for the EM-4 multipro-

Monsoon and further refined to *T (pronounced "start") (21) ture, however, was not data-flow. Instead, P-RISC started
from conventional sequential architecture and added data-
from conventional sequential architecture and for actual implementation. for actual implementation. for actual implementation. for actual implementation. $\frac{1}{2}$ flow features to exploit fine-grain parallelism. In the P-RISC architecture, data do not travel as tokens as long as values **EM-4** are produced and consumed inside the same processor. A EM-4 has evolved from SIGMA-1 which had a pure data-flow thread is completely specified by a descriptor <FP.IP> where

-
-
-
-

Figure 7. The architecture of the EM-4 multiprocessor.

operands of an instruction are available. If they are, the corresponding instruction can be executed. When join x located **BIBLIOGRAPHY** at address IP is executed, the value stored at address $FP+x$ is toggled. If the value was zero, nothing happens. If the value 1. M. Wilkes, *Computing Perspectives,* San Mateo, CA: Morgan was one, then a thread descriptor $\langle FP.F1P+1 \rangle$ is issued. The Kaufmann, 1995. P-RISC processor organization is shown in Fig. 8. 2. J. Hennessy and D. Patterson, *Computer Architecture: A Quanti-*

are not discussed in this article. Interested readers are di- mann, 1995. rected to Ref. 20 for more detailed information. The P-RISC 3. M. Johnson, *Superscalar Microprocessor Design, Innovative Tech*architecture has refined to *T which is based on the Motorola *nology,* Englewood Cliffs, NJ: Prentice Hall, 1991. 88110 superscalar processor (24). The idea was to include the 4. W. Ackerman, Data flow languages, *Computer,* **15** (2): 15–23, message and synchronization unit (MSU) to perform data- 1982. flow-like operations (21,25). 5. Arvind and K. Gostelow, The U-interpreter, *IEEE Comput.,* **15**

The data-flow researchers proposed an approach that is a rad-

T. C. Kim, J.-L. Gaudio, and W. Proskurowski, Parallel computing which is based

in a sequential experience, 26 (9):

on a sequential execution model which pr not efficient at exploiting parallelism, data-flow researchers $p_{roc.}$ 1984 Inter. Conf. Parallel Process., August 1984, pp.
proposed a new architecture that is based on the data-driven 851–855.

were learned, though. First, the direct mapping of the data- 1990, pp. 289–308. driven execution model to hardware was not competitive 14. J. Hicks et al., Performance studies of the Monsoon data-flow sysenough from the engineering standpoint. For the same tem, *J. Parallel Distributed Comput.,* **18**: 273–300, 1993. amount of hardware, conventional architecture can be de- 15. J. Dennis, Dataflow supercomputers, *Computer,* **13** (11): 48–56, signed to yield better performance. Second, while the data- 1980.

DATA-FLOW AND MULTITHREADED ARCHITECTURES 703

flow architecture was good at exploiting parallelism, it was not very efficient at executing sequential stream of instructions. The lessons learned from the first generation of dataflow architectures led to the development of the multithreaded architectures. The multithreaded architecture is a hybrid that has features from both the data-flow and conventional architectures.

At present, virtually all commercially available parallel and sequential machines are based on processors that have conventional architectures. It is also true that the data-flow ideas form the basis of techniques employed in many of today's high-performance processors that exploit instruction level parallelism (27). Although many people see the computer of the future to be configured as multiprocessors, there **Figure 8.** The architecture of the P-RISC processor. is no consensus on its architecture. As the data-flow architecture of the P-RISC processor. $\frac{1}{2}$ is evolving from pure data-flow to one that is hybrid, the conventional architecture is also making a similar evolution. ules a thread, the current thread continues execution at ad-
dress IP+1.
The join instruction is used to determine whether input
well as parallel code.

-
- Due to space restriction, the remaining two instructions *tative Approach,* second edition, San Mateo, CA: Morgan Kauf-
	-
	-
	- (2): 42–49, 1982.
- 6. J. McGraw et al., *SISAL Language Reference Manual Version 1.2,* **SUMMARY** March 1985.
	-
	-
	-
	-
	-
	-
- execution model.

Performance of the first data-flow architectures, however, J.-L. Gaudiot and L. Bic. editors *J. Parallel Distributed Comput-*J-L. Gaudiot and L. Bic, editors, *J. Parallel Distributed Comput*did not meet the original expectations. Some valuable lessons *ing, Special Issue: Data-Flow Process.,* New York: Academic Press,
	-
	-

704 DATA FUSION

- 16. J. Dennis, The evolution of static data-flow architecture. In J-L. Gaudiot and L. Bic, editors, *Advanced Topics in Data-Flow Computing,* Ch. 2, Englewood Cliffs, NJ: Prentice Hall, 1991, 35–91.
- 17. A. Böhm and J. Sargeant, Code optimization for tagged-token dataflow machines, *IEEE Trans. Comput.,* **38**: 4–14, 1989.
- 18. T. Shimada et al., Evaluation of a prototype data flow processor of the SIGMA-1 for scientific computations. In *Proc. 13th Annu. Int. Symp. Comput. Architecture,* 226–234, ACM and IEEE, ACM Press, June 1986.
- 19. R. Nikhil, Id (version 90.1) reference manual. Technical Report CSG Memo 284-2, MIT, July 1991.
- 20. R. Nikhil and Arvind, Can dataflow subsume von Neumann computing? *Proc. 16th Annu. Int. Symp. Comput. Architecture,* ACM and IEEE, ACM Press, 1989.
- 21. R. Nikhil, G. Papadopoulos, and Arvind, *T: A multithreaded massively parallel architecture. *Proc. 19th Annu. Int. Symp. Comput. Architecture,* pp. 156–167, Gold Coast, Australia, May 1992, ACM, ACM Press.
- 22. S. Sakai et al., Design of the dataflow single-chip processor EMC-R, *J. Inf. Process.,* **13** (2): 165–173, 1990.
- 23. A. Sohn, C. Kim, and M. Sato, Multithreading with the EM-4 distributed-memory multiprocessor. *Proc. 1995 Parallel Architectures Compilation Techniques Conf.,* pp. 27–36, June 1995.
- 24. K. Diefendorff and M. Allen, Organization of the Motorola 88110 superscalar RISC microprocessor, *IEEE Micro,* **12** (2): 40–63, 1992.
- 25. M. Beckerle, An overview of the START(*T) computer system, Technical Report MCRC-TR-28, Motorola Inc., Cambridge Research Center, Cambridge, MA, 1992.
- 26. J. Backus, Can programming be liberated from the von Neumann style? A functional style and its algebra of programs, *Commun. ACM,* **21** (8): 613–641, 1978.
- 27. R. Tomasulo, An efficient algorithm for exploiting multiple arithmetic units, *IBM J. Res. Develop.,* **11**: 25–33, 1967.

CHINHYUN KIM Louisiana Tech University JEAN-LUC GAUDIOT University of Southern California