PARALLEL PROCESSING, SUPERSCALAR AND VLIW PROCESSORS

All modern central processing units and most embedded processing units execute multiple instructions per cycle in parallel, by exploiting the implicit parallelism available in ordinary programs. Such instruction-level parallelism is regulated by many factors, including the algorithm, the implementation of the algorithm, and the efforts of the compiler. It is then the job of the processor to correctly execute the program to preserve the original program meaning. In general, parallel execution of instructions may be specified in the algorithm by employing explicit parallel directives to the hardware, in the program by employing parallel language constructs, in the compiler by employing parallelization techniques, or in the **Figure 2.** An illustration of a control flow graph for an if-then-else
hardware by employing automated parallelization mecha-
embedded in a loop. hardware by employing automated parallelization mechanisms. The latter two approaches—relegating the task to the compiler or the hardware—are termed *very long instruction*

word (VLIW) and *superscalar* processing, respectively. This

are execute alongside A's instructions. Although it is tempt-

article will review these techniques

exists in nearly all programs to varying degrees. An example is shown in Fig. 1. Here a pseudo machine language has been used to clarify the illustration. The instructions on the left **VLIW AND SUPERSCALAR PROCESSORS** side of Fig. 1 can be rearranged from their sequential order into a partial order without change. This issue is shown on Both VLIW and superscalar processors are designed as inthe right side of Fig. 1 which shows a graph connecting with struction assembly lines or *pipelines* of stages. Stages are separc operations that must execute in sequence. Any pair of in- arated from each other by latches or flip-flops, which pass structions not connected by an arc are free to execute in par- their contents onto the next stage based on the cycle of the allel without affecting the outcome of the program. The arcs processor's clock. (There are more complex pipelining techin this case are termed *data dependencies.* niques that compose multiple stages between latches, but

before program execution by the programmer, by the com- covered here.) The responsibilities of the stages are what dispiler, by the assembler, or by other software in the system. If tinguish the two processors, and this is what this article fothis is not done before run time, then it may be done during cuses on. The following section describes the superscalar piperun time by the hardware. In either approach, the fact that line. Since a VLIW pipeline is relatively simple, it is described the program is executing in parallel at the instruction level is in terms of its associated compiler passes. entirely hidden from the user.

In addition to data dependencies, control dependencies can **OVERVIEW OF SUPERSCALAR IMPLEMENTATION** also force sequential execution of programs. This issue is shown in Fig. 2, where a simple control flow of an if-then-else A basic superscalar processor is depicted in Fig. 3. It is comstatement has been converted to a directed graph. In this posed of the following stages: code, block B or C must wait until the decision in block A is determined. However, it is interesting to note that block D is 1. *Instruction Fetch.* In this stage or stages, instructions independent of A's decision. In this case, any instructions in are fetched from memory and decoded for future ease of

mately 2 to 3 instructions per cycle between branches. When control dependencies are resolved and ILP is searched for **INSTRUCTION-LEVEL PARALLELISM** across branches, this empirical figure grows by an order of Instruction-level parallelism, or ILP, is a phenomenon that magnitude. Thus control dependencies must be dealt with in exists in nearly all programs to varying degrees. An example the hardware or software.

The ILP property of instruction streams can be determined that is an advanced topic for interested readers and is not

Figure 1. An example of instructions and their partial order that allows for instruction-level parallelism.

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

-
- 3. *Instruction Scheduling.* Instruction scheduling is an
-
- 5. *State Update.* The state update unit has the responsi-

cessor must acquire a parallel stream of instructions from are fixed-length (as in most RISC architectures), then the memory in order to support the parallel core of the supersca- number of instructions in each cache block is known. Note lar. The alignment of instructions in memory, memory hierar- that each block contains a sequential list of instructions as chy (cache) performance, and the presence of branches com- they appear in memory. Branch prediction can be used to plicate this. **Fetch multiple cache blocks from the instruction cache in or-**

tions at a given location in memory are branch instructions described in Ref. 3. An alternative is to store instructions in that will transfer program control, preventing execution of the cache in groupings according to their prediction, which the next instruction in program memory (2). Branch predic- has been called a *trace cache* (4). Since the predicted grouption hardware must also predict where program control will ings are not known until the branch predictor has observed be transferred. This is often done by maintaining a record of branch behavior, a trace cache is often combined with a tradiwhere program control was transferred the last time the tional instruction cache as a backup.

branch was executed (in the case of return instructions, a small hardware stack is often used). This article focuses on the prediction process itself. Branches that transfer control are said to be *taken branches,* whereas branches that do not transfer control are *not taken branches.* The prediction problem restated is, given a location in memory holding an instruction (which may or may not be a branch), predict whether the instruction is a taken branch or a not taken branch.

One-Level Branch Prediction. These schemes use the instruction address to index into a buffer that contains a small state machine. An example of such a machine is the Smith counter, which uses a small, saturating up/down counter (2). This counter is incremented when the branch is actually
taken and decremented when it is not taken. If the counter is greater than or equal to half its range, the branch is predicted execution. Branches are predicted at this point in the taken, otherwise it is predicted not taken. The counter satu-
hardware (explained further below).
2. *Instruction Decode*. This stage reads register values, Smith coun

important stage in a superscalar processor. It deter-
mines which instructions can execute in parallel and
which must wait for later cycles.
4. *Execution*. The execution unit is actually a pool of sev-
eral units, typica eral units, typically an ALU and an interface to the
data cache, plus floating-point units (i.e., FP add, FP
milicates a branch was not taken, whereas a "1" indicates it
multiply) and special-purpose units (e.g., shifters tiply-accumulate units, motion estimation for decoding
digital video). There is relatively little novel in the de-
sign of these units that is specific to superscalar pro-
essors. The data cache may be multiported and allo

bility of maintaining consistent sequential state so that
interrupts (either internal or external) can be handled.
A detailed example to illustrate the need for this unit is
presented below. There are several techniques th **Superscalar Instruction Fetch Superscalar Instruction Fetch** An instruction address is used to index into the cache block, Instruction fetch for a superscalar is a difficult task. The pro- which delivers multiple potential instructions. If instructions der to circumvent this sequential limitation. The predicted in-**Branch Prediction.** This uses hardware to predict if instruc- structions must then be pulled from these multiple blocks, as

PARALLEL PROCESSING, SUPERSCALAR AND VLIW PROCESSORS 635

In terms of program execution, the decoder not only determines the meaning of the bit encodings of the instructions,
but in a superscalar it also determines the meaning of a sequence of instructions. It is the last unit i must obey. Recall that superscalars execute several instruc-
tions at once, in parallel. Consider the situation shown in Fig.
4. In this figure, several instructions are generating values
for register R3 (A, C, and E). Sev not sufficient for identifying the value when instructions are
executed in parallel. Now consider Fig. 4(b). Here R3 has been
replaced by a new numbering scheme, shown as Tx, where x
The instruction-scheduling unit of a su replaced by a new numbering scheme, shown as Tx , where x

task. A traditional register file is indexed by the register num-
begin execution and after they complete execution. Any in-
ber from the decoded instruction format, and it holds the register struction for which all of its ber from the decoded instruction format, and it holds the reg-
ister value. The modified register file also holds a ready bit ready in the reservation buffer is ready to execute. It may ister value. The modified register file also holds a *ready bit* ready in the reservation buffer is ready to execute. It may and a *tag* (or *unique name*) for each register in addition to the still have to await an available functional unit in the execu-
register's value. The ready bit is a flag that, if true, indicates tion unit's pool of FUs. register's value. The ready bit is a flag that, if true, indicates the value stored is the correct value and should be used in struction can proceed with no fear of violating program de-
the computation. However, if the ready bit is set to false, then pendencies. This action is termed *fi* the computation. However, if the ready bit is set to false, then pendencies. This action is termed *firin* this means the value field is no longer valid. In this case, the execution. This first phase is, therefore, this means the value field is no longer valid. In this case, the instruction must wait for the valid register value. It uses the
tag field in the register file to know the identity of the register
to wait on. It is also the decoder's responsibility to assign
unique tag values for all de

-
-

Superscalar Instruction Decode write this same tag into the register file, setting the

is referred to as a *tag*. Now there is no ambiguity about value manages the reservation buffer, guaranteeing that instrucidentities when instructions are executed in parallel. The identities when instructions are executed in parallel. The register file is modified to help with the renaming cies. This work happens in two phases: before instructions sk. A traditional register file is indexed by the register num-
begin execution and after they complete exe

its ready bit.

Instructions are decoded into register values, register

It is important to note that the instruction is not deleted from

numbers, tags, and destination functional units. The decoded

instruction buffer w 1. Examine the source registers in the register file and,

if the *ready bit* is true, copy the register value to the

reservation FUs. The original IBM 360 model

reservation buffer, otherwise copy the *tag* to the reser served here (5). The notion of one, unified reservation buffer will be preserved for the remainder of this discussion, without loss of generality.

As instructions complete from their respective FUs, the scheduling unit in phase II must check their tags against all of the tags of the source registers, of all instructions in the reservation buffer. If there are any matches, the reservation buffer entry for those registers are marked as completed. The tag of the destination register of the completing instruction is **Figure 4.** The effects of renaming registers to enhance ILP. taken from its own reservation buffer entry. Thus, the reseras a content addressable memory), using the completing in- problem of Fig. 4, each tag must have a unique entry in the struction's tag as the name of the item being searched for and register file. This changes the meaning of tags slightly: in this the set of tags of source registers of waiting instructions as scheme they are commonly referred to as *virtual registers* or the names being compared against. One method to reduce the *rename registers.* Thus the tag is no longer a phantom name complexity of this search is discussed below. for the value being produced by an instruction. Rather, it is a

the FUs and the reservation buffer are often in separate parts tion that the program/programmer can access directly, and as of the processor's layout. Thus a bus is needed to broadcast such they are often also referred to as *nonarchitected regis*the completing instruction to the reservation buffer. This bus *ters.* It is important to note that this variation is not needed must hold the tag of the destination register. It is convenient for correct execution of the Tomasulo algorithm, rather it enfor it to also hold the result of the computation, so that the hances the ease of implementation of the algorithm (5). register file does not need to be examined in phase I for every ready instruction. If this extra information is added, then the **Superscalar Interrupt Precision and Speculation**

-
-
- buffer. **pleting instructions (8).** pleting instructions (8).

is limited by the bandwidth of the common data bus. In most Whenever a branch is predicted by the instruction fetch unit, modern processors, this bus is replaced by a set of identical the state update unit can make note of this and allow the code buses, often referred to as *result buses.* They serve the same after the branch to execute *speculatively* until the outcome of function as the common data bus, but the scheduling unit the branch is known. When the outcome is known, the state must check all of these buses in parallel. update unit either commits the results of the branch to the

for every completing instruction's destination tag value. One the execution), or flushes the incorrectly speculated results method to avoid this search is to update the register file only from the machine and resumes execution down the correct and then periodically (i.e., once per cycle) update the reserva- path through the program. In this way, incorrectly predicted tion buffer by checking every source register of every instruc- branches can be treated as small exceptions. Depending on

vation buffer is searched in a fully associative manner (i.e., tion against the contents of the register file. To avoid the As a hardware consideration, it is important to note that physical location in the register file. It is not, however, a loca-

register file may watch this bus as well as the reservation
buffer. The register file can thereby use the broadcast of the sample instruction sequence in
bus must also hold the number of the destination register. To Fig.

Phase II (After Instruction Completion) occurred. As such, it retains that name today.

1. For each entry in the reservation buffer, if the tag of the state update unit in a superscalar processor repairs

the imprecise 2. Look up the destination register in the register file. If \overline{a} tion on this technique uses the reorder buffer itself as a mech-
the tag stored in the register file matches the tag from anism for renaming and avoids the tag stored in the register file matches the tag from anism for renaming and avoids the second register file (7).
the common data bus, then copy the value from the bus Another alternative technique, which has been imple the common data bus, then copy the value from the bus Another alternative technique, which has been implemented
into the register file and set the register's ready bit to in some commercial processors, uses three copies of into the register file and set the register's ready bit to in some commercial processors, uses three copies of the regis-
true. ter file—one current copy and two backups. The backup cop-3. Delete the completed instruction from the reservation ies are periodically built from the current state of the com-

Branch speculation can be implemented using the logic It is important to note that the rate of instructions completing that the state update unit employs to handle exceptions. As noted above, the reservation buffer must be searched archival state (i.e., in the future file or in a backup copy of

Figure 5. An example instruction sequence (a); and the problem of imprecise interrupts when it is executed out-of-order in (h).

 $I1$ R1 \leftarrow R4 – R5 I2 Load R2 from M[R3 + R4] I3 R3 ← R1 + R5 I4 R4 ← R3 + R1

The difference between superscalar and VLIW approaches to **VLIW Compiler Considerations** exploiting ILP is illustrated in Fig. 6. Superscalar assumes a familianal compiler is composed of three phases: (1) pareses
that the code is initially unsebeduded (not parallel). It then A traditional compiler is composed

Compiler-Based Scheduling
and VLIW (b) methods for exploiting ILP. (a) a view of superscalar: Algorithms for VLIW scheduling are heuristic based. This is and VLIW (b) methods for exploiting ILP. (a) a view of superscalar;

over superscalar processors. This section discusses the architecture of VLIW processors by focusing on the compiler tech-**OVERVIEW OF VLIW IMPLEMENTATION** niques developed for their use.

instruction is ambiguous in a VLIW (i.e., does it refer to the $\frac{1}{2}$ In addition to the intermediate language, a compiler also entire row or one entry in that row?), the term *MultiOp will* $\frac{1}{2}$ maintains two p the intermediate-language operations.

> Figure 2(a) shows a short example list of intermediate-language operations. These operations can be partitioned into blocks of guaranteed-sequential operations. These groupings are known as *basic blocks.* To form basic blocks, the following procedure is used: the code is scanned and a new basic block is started immediately after a branch or a code label. Operations are added to the block until another branch or code label is reached. Basic blocks are typically numbered sequentially, starting from the beginning of the source file or function being compiled. If destinations of branches at the bottom of basic blocks are connected to their target blocks by arcs, a basic block graph or *control flow graph* is formed [see Fig. 2(b) for an example].

> A data flow graph is formed as described above (see the section titled "Instruction-level parallelism"). Recall that the Tomasulo algorithm removed false dependencies of Fig. 4 using hardware renaming via tags. The principal goal of renaming is to decouple the register names from their values so that register reuse in the program does not enforce a sequential execution order on the operations. For the compiler, the unlimited number of virtual registers accomplishes the same task, since each operation defines the value of a new virtual register name.

(b) a view of VLIW. because the resource-constrained scheduling problem is NP-

VLIW MultiOp Format												
ALU			ALU			MUL			Load		Store	
1 cycle latency			1 cycle latency			3 cycle latency			2 cycle latency		1 cycle latency	
dest	src	src	dest	src	src	dest	src	src	dest	s addr	addr	src
A:RI	R ₂	R ₃				D:R6	R ₂	R ₃	B:RA	s X		
						E: R7	R ₁	R ₃		s		
C:R5	R ₄	R ₃	$G:$ R8	R4	R ₃					$\mathbf s$		
H:R9	R ₆	R ₁₀								s		
										s	F: X	R ₇
			MultiOp									
	Oneration (On)											

Figure 7. A VLIW schedule for the instructions of Fig. 4. **Operation (Op)**

heuristic algorithm is *list scheduling* (12). When the algo- this larger scheduling scope. Since operations may be moved rithm is applied to a single basic-block, it is termed *local* above a branch (i.e., between basic blocks), it is the VLIW *scheduling* (its converse, *global scheduling,* is discussed be- analogue of branch prediction for speculative execution in a low). In list scheduling, the dependence graph is first sorted superscalar. into a list using a heuristic priority function. An example Global scheduling can be broadly classified into *acyclic* and function might be the depth of the intermediate-language op- *cyclic* scheduling. Acyclic scheduling deals with sequential eration in the dependence graph. An empty schedule is cre- lists of blocks with control flow containing no loops. When ated and the first operation is scheduled in the first cycle of loops occur, acyclic techniques can still be used by breaking the schedule. The scheduler then tries to schedule all addi- one of the arcs and scheduling the loop body as a sequential tional operations in the list subject to available functional code. However, better results are often obtained when cyclic units (i.e., fields in the VLIW MultiOp) and dependencies im-
scheduling techniques are employed. The following section reposed by the dependence graph. Any successfully scheduled views several techniques for acyclic and cyclic scheduling. operation is deleted from the list. After the entire list has been searched, the cycle pointer is incremented to the next
cyclic Global Scheduling
cycle and the process repeats itself for the remaining opera-
tions on the list. Once the list is empty, the scheduling pro-
The first st tions on the list. Once the list is empty, the scheduling pro-
cess is complete. In one variation of the list scheduling algo-
larger groups of blocks out of basic blocks. There are many cess is complete. In one variation of the list scheduling algo- larger groups of blocks out of basic blocks. There are many
rithm, the list is reordered based on the priority function at techniques for performing this grou rithm, the list is reordered based on the priority function at the end of each cycle. This is sometimes referred to as using *lection* (13), *superblock formation* (14), *hyperblock formation* a dynamic priority function, since the value of the operations' (15), and *treegion formation* (16).

that there would be no difference in timing between execution extended for inclusion in the commercial compilers of of the operations of Fig. 1 on a superscalar employing the Multiflow (18), one of the early VLIW processor of the operations of Fig. 1 on a superscalar employing the Multiflow (18), one of the early VLIW processor vendors. Su-
Tomasulo algorithm and the execution of the equivalent perblock formation is an evolution of trace sel Tomasulo algorithm and the execution of the equivalent perblock formation is an evolution of trace selection, used in VLIW MultiOps. In essence, the very long instruction words the Illinois IMPACT project (19). The algorit VLIW MultiOps. In essence, the very long instruction words the Illinois IMPACT project (19). The algorithms are similar. are entire scripts for the functional units to follow in each cycle of execution. The dynamic responsibilities of the hard- with trace selection, hyperblock formation, and treegion forware have been reduced to obeying the dictates of the instruc- mation.
tion format, without any hardware support to enforce depend-
Figure 8(a) shows a control flow graph composed of basic tion format, without any hardware support to enforce depend-
encies. Nonetheless, the VLIW architecture can achieve the blocks. The numbers or *weights* beside the blocks and arcs are encies. Nonetheless, the VLIW architecture can achieve the same or greater performance as a superscalar architecture. execution counts for each arc. Obtaining the weights can be There are many reasons for this, including the cycle time ad- performed using information from profiled runs of the provantage of simpler hardware, and the compiler's ability to gram, via software estimates, or by use of specially designed find more parallelism before execution than hardware can performance monitoring hardware. A control flow graph annofind during execution. tated in this way is often referred to as a *weighted control*

The above discussion illustrates *local scheduling.* Unfortu- *flow graph.* nately, the size of basic blocks is typically only four to six Superblocks are formed first by grouping blocks together operations long. This limits the amount of parallelism a that tend to execute sequentially. Such groupings were VLIW can extract in much the same way as branches limit termed *traces* by Fisher (13). The result of trace selection is the parallelism of superscalar processors. To extract more shown in Fig. 8(b). The traces are represented as dashed rectparallelism, *global scheduling* is used. This technique first angles in the figure. A superblock is a trace that has only one

complete (i.e., requiring exponential time in the number of builds larger blocks for scheduling out of basic blocks, then inputs) when the optimal schedule is sought. A very common invokes a sometimes modified version of list scheduling on

priorities depend on the current cycle pointer. Trace selection was first used by pioneer VLIW researchers It is possible for the compiler to schedule operations such at Yale University in the *Bulldog* compiler (17), then later

Figure 8. Superblock formation from a control flow graph. Note that D' is a copy of all instructions inside basic-block D. (a) original control flow graph; (b) after trace selection; (c) after code duplication to remove side entrance B to D. (Numbers are execution frequencies along arcs of control

entrance at the top, but any number of multiple exits. No side to begin execution. If the register holds the value **false,** the entrance into a superblock is allowed. Notice that the larger operation is abandoned, otherwise it is executed normally. In trace in Fig. 8(b) is not a superblock because **B** transfers con- the second technique, the specified predicate register is trol into the middle of the trace. To solve this problem, *tail* checked when the corresponding operation completes execu*duplication* is performed. Specifically, **D** is duplicated. The tion on its functional unit. If the predicate holds the value been duplicated so that execution after **B** now flows to **D**. [An being written back. Some proposed VLIW architectures supexcellent description of the complete superblock algorithm by port the former technique, others support the latter. its inventors is presented in Ref. 14.] Predicated execution is a mechanism for removing condi-

from R1 to another register. Another alternative is for the *if-conversion.*

it does for superscalar processors. This is solved via slight verted into a dependence arc in the data flow graph by ifmodifications to the register file to signal an exception when the result of an excepting operation is used. This modification to handle interrupts is referred to as *sentinel scheduling* (20).

Work has been done on scheduling algorithms that avoid code duplication and allow for code motion in both directions. The most notable of these techniques is the *hyperblock scheduling* technique of the Illinois IMPACT project (15). This technique relies on the use of *if-conversion* (21) and *predicated execution* (11).

Predicates are one-bit registers that control whether the results of an operation are retired or discarded. Support for predicated execution requires the addition of a predicate register field to all operations in the VLIW MultiOp encoding. **Figure 9.** The example of Fig. 2(a) *if-converted* using predicates. (Af-There are two ways to use these registers. In one technique, fected region is shown in the rectangle.) The entire loop may now be the predicate register is checked when an operation is about considered as a hyperblock.

overall result is shown in Fig. 8(c). Here notice that **D** has **false,** the results of the operation are discarded instead of

The interesting property of superblocks is that operations tional, acyclic branches entirely from code sequences. To see can be moved upwards in a superblock across the boundaries this, consider the example of Fig. 2(a). Figure 9 shows a prediof basic blocks. This is a direct consequence of the no-side- cated version. The predicate specifier is represented by the entrances rule for superblock formation. It allows code motion keyword "if P2" in the intermediate language. Note the operathat can extend the scope of local scheduling. This motion is tion $P2 = \text{cmp}(R1 = 0)$ ": This is a *predicate-define* operalimited by data dependencies. Consider a branch and an oper- tion. It tests the condition (e.g., R1 equals zero) and, if the ation, *X*, from the fall-through path to be moved above this condition is true, sets the predicate register P2 to **true,** else branch. For the purpose of the example, say the operation sets P2 to **false.** Note how the inner loop branch has now writes its results to register R1. If any operations along the been converted into a data dependence on the predicate registaken path of the branch use R1, then *X* cannot be moved ter P2. This observation is the reason that conversion of code above the branch unless its destination register is changed from branch-based control flow to predicated form is termed

compiler to insert patch-up code into basic blocks not in the Hyperblock formation uses if-conversion and predicated superblock (i.e., on the taken path of the branch) to undo the execution to remove short forward branches and create larger effects of *X*'s speculation. blocks of sequential code. Consider again the example of Fig. Some additional hardware modifications are also required 8, where **D** had to be duplicated. If instead a predicate were to enable speculative execution of potentially excepting opera- used to merge **B** into the superblock, the resulting *hyperblock* tions. An extra bit is used in the VLIW encoding of each oper- would not require any code duplication. In addition, the ation, to indicate the operation is being executed specula- scheduler can move operations in a hyperblock in any directively. If the speculative operation generates an exception, an tion, as long as the dependencies are obeyed. As mentioned imprecise interrupt problem exists in much the same way as above, the control flow arc in the control flow graph is con-

$\textsf{Loop}:R\texttt{1}\leftarrow R\texttt{2}+R\texttt{3}$ $R5 \leftarrow R4 + R3$	
$pr2 = \text{cmp}(R5 > 0)$	
1d $R4 \leftarrow X$ if not pr2	
$R6 \leftarrow R2 * R3$ if pr2	
$R7 \leftarrow R1 * R3$ if pr2	
St $X \leftarrow R7$	
$R8 \leftarrow R4 + R3$	
$R9 \leftarrow R9 - 1$	
$pr3 = \text{cmp}(R9 > 0)$	
branch to Loop if pr3	

from the example. Scheduled code that executes when p^2 is region of the loop is identical to that of Fig. 12. The MultiOps **false** competes for resources with code that executes when p^2 above the kernal are termed t **false** competes for resources with code that executes when p² above the kernel are termed the *prologue*, and those after the is **true.** Thus, although the resulting schedule may appear kernel are termed the *grilogue*.

step in most cyclic scheduling algorithms is to unroll the loop. An unrolled version of the loop is shown in Fig. 11(b). Here the body of the loop has been replicated four times. It can then be scheduled using any of the acyclic scheduling algorithms described above. However, any operations at the bottom of the loop cannot be overlapped with operations at the top of the loop. This can only be resolved by completely unrolling the loop (which is not always possible, depending on the conditions for looping).

If the loop is unrolled completely, as shown in Fig. 12, a pattern emerges. This pattern is evident in the boxed iterations between the heavy lines. This repeating pattern is termed the *kernel* of the loop. The loop can be rewritten using the kernel. This is shown in Fig. 13, where each line corresponds to operations that may be executed in the same cycle Figure 10. A treegion scheduling decision wherein an operation for (specifics of the VLIW encoding have been omitted for clarity). D and D' (the decrement of register R9) can be combined into one op- The boxed region is the kernel of the loop. Figure 13 shows eration. the loop rewritten in a compact form. Note that when this loop is scheduled in this way then executed, the effect is as conversion. One drawback of hyperblock scheduling is visible though the loop was unrolled completely. The boxed central
from the example. Scheduled code that executes when p2 is region of the loop is identical to that of F is true. Thus, although the resulting schedule may appear a kernel are termed the *epilogue*. If each iteration of the loop
dense, this may not be the case when the code is executed. Somethout perdication this kind of cyc

Cyclic Scheduling **Cyclic Scheduling** tions is not present, polycyclic scheduling can become ex-Cyclic scheduling efficiently schedules loops to achieve high tremely complicated. In many cases, nonconstant upper
normalogism An example loop is shown in Fig. 11(a). The first bound on the number of iterations and condi parallelism. An example loop is shown in Fig. $11(a)$. The first bound on the number of iterations and conditional code in the poop body can be handled using predicated execution via ifconversion (similar to hyperblock formation, see above). Decoupling cross-iteration dependencies in a loop can be done either by using additional registers or by hardware support, as in the Cydra 5 (11).

> An excellent summary of how to implement polycyclic scheduling in a compiler is presented by Rau (23).

Compatibility Between Generations

Although VLIW processors have simplified hardware, their implementations have commercial problems. Because the binary executable file is written in such a way that it can be executed without dependency checking, the executable file can only execute on one generation of the hardware. Any changes in operation latency or the number of functional units would require new scheduling of the operations. Rau Figure 11. An example-to-illustrate cyclic scheduling. (a) original proposed performing this scheduling in hardware via a suloop; (b) loop unrolled four times for scheduling. perscalar-like mechanism in a technique he termed *split issue*

Figure 12. An example of how polycyclic scheduling is derived from unrolling a loop. The region enclosed in heavy lines is the kernel of the loop.

ware-centric technique that moves the scheduler from the Compiler-based scheduling is superior to hardware schedulcompiler into the page fault handler of the operating system. ing techniques alone, since it can consider the entire program This technique (called *dynamic rescheduling*) reschedules rather than the contents of the reservation buffer. However, code originally scheduled for a different generation of VLIW often old executables cannot be recompiled to take advantage processor. The scheduler is only invoked on first-time page of new compiler scheduling techniques. In such situations, faults, not when a page is replaced and faulted back into hardware scheduling has an advantage. In addition, the memory. Methods to cache rescheduled pages between pro- scheduling techniques used for VLIWs are not limited to gram runs can reduce the overhead to near-zero for most code VLIWs. A superscalar with simple interlocking can be viewed (26). Dynamic rescheduling appears to solve the VLIW com- as a ''forgiving VLIW,'' where it correctly executes unschedpatibility problem in the spirit of VLIW—by employing soft- uled code, but can achieve more substantial speedups for ware to schedule for the hardware. Scheduled code. What separates VLIW from superscalar is the

Superscalar and VLIW designs both exploit instruction-level pilre must know the latteries to correctly schedule code. This parallelism to achieve high performance from a single stream of execution. The techniques cach arc date hardware (e.g., the reorder buffer, future file, or check-
point-repair) is the VLIW sentinel scheduling technique. Both aid in speculative execution. VLIWs also take advantage of The design of superscalar and VLIW processor architectures predicated execution via if-conversion. is an active research topic and most of the ideas are first pre-

(24). However, Conte and Sathaye (25) proposed a less hard- Which is better, then, a VLIW or a superscalar processor? programmer's view of the processor. The latencies of func-**COMPARISONS AND CONCLUSIONS** struction a superscalar processor are not part of the in-
struction set architecture. For a VLIW, a programmer or com-

Figure 13. An illustration of the final polycyclic (software pipeline) scheduled loop.

642 PARALLEL PROGRAMMING TOOLS

ternational Symposium on Microarchitecture, which is held every year and organized by the *Association for Computing* 19. P. P. Chang et al., IMPACT: An architectural framework for mul-*TC-MICRO* technical committee. Many of the ideas discussed in this chapter were first presented at this conference. Other 20. S. A. Mahlke et al., Sentinel scheduling: A model for compiler-
conferences include the *International Symposium on Com*-
controlled speculative execution. conferences include the *International Symposium on Com-* controlled spectruative execution, *Architecture* and the *International Conference on Architecture* 376–408, 1993. puter Architecture and the International Conference on Archi*tectural Support for Programming Languages and Operating* 21. J. R. Allen et al., Conversion of control dependence to data depenest group and the *IEEE Computer Architecture Technical Committee.* In addition, readers interested in VLIW should also 22. S. A. Mahlke et al., A comparison of full and partial predicated examine the journal *Software Practice & Experience* and the execution support for ILP proc examine the journal *Software Practice & Experience*, and the execution support for ILP processors,
Conference on Programming Language Design and Implemental Comput. Archit., 1995, pp. 138–150. *Conference on Programming Language Design and Implementation* (organized by the *ACM SIGPLAN* special interest 23. B. R. Rau, Iterative modulo scheduling: An algorithm for soft-
ware pipelining loops, *Proc. 27th Annu. Int. Symp. Microarchit.*, group). The proceedings of the above conferences are pub-
lished by the IEFE and the ACM
1994, pp. 63–74. lished by the IEEE and the ACM.

- 1. D. Kroft, Lockup-free instruction fetch/prefetch cache organiza- *28th Annu. Int. Symp. Microarchit.,* 1995, pp. 208–218.
-
- 3. T. M. Conte et al., Optimization of instruction fetch mechanisms 1996, pp. 4–14. for high issue rates, *Proc. 22nd Annu. Int. Symp. Comput. Archit.,* 1995, pp. 333–344. THOMAS M. CONTE
- 4. E. Rotenberg et al., A low latency approach to high bandwidth North Carolina State University instruction fetching, *Proc. 29th Annu. Int. Symp. Microarchit.,* 1996, pp. 24–34.
- 5. R. M. Tomasulo, An efficient algorithm for exploiting multiple arithmetic units, *IBM J. Res. Develop.,* **11**: 34–53, 1967.
- 6. J. E. Smith and A. Pleszkun, Implementation of precise interrupts in pipelined processors, *Proc. 12th Annu. Int. Symp. Comput. Archit.,* 1985.
- 7. M. Johnson, *Superscalar Microprocessor Design,* Englewood Cliffs, NJ: Prentice-Hall, 1991.
- 8. W. W. Hwu and Y. N. Patt, Checkpoint repair for high-performance out-of-order execution machines, *IEEE Trans. Comput.,* **C-36**: 1496–1514, 1987.
- 9. J. A. Fisher et al., Parallel processing: A smart compiler and a dumb machine, *Proc. 1984 SIGPLAN Symp. Compiler Construct.,* 1984, pp. 37–47.
- 10. T. M. Conte et al., Instruction fetch mechanisms for VLIW architectures with compressed encodings, *Proc. 29th Annu. Int. Symp. Microarchit.,* 1996, pp. 201–211.
- 11. B. R. Rau et al., The Cydra 5 departmental supercomputer, *Computer,* **22**: 12–35, 1989.
- 12. E. G. Coffman, *Computer and Job-Shop Scheduling Theory,* New York: Wiley, 1976.
- 13. J. A. Fisher, Trace scheduling: A technique for global microcode compaction, *IEEE Trans. Comput.,* **C-30**: 478–490, 1981.
- 14. W. W. Hwu et al., The Superblock: An effective structure for VLIW and superscalar compilation, *J. Supercomput.,* **7**: 229– 248, 1993.
- 15. S. A. Mahlke, *Exploiting instruction level parallelism in the presence of branches,* Ph.D. dissertation, Depart. Electri. Comput. Eng., Univ. Illinois, Urbana-Champaign, Urbana, IL, 1996.
- 16. W. A. Havanki, S. Banerjia, and T. M. Conte, Treegion scheduling for wide-issue processors, *Proc. 4th Int. Symp. High-Performance Comput. Archit.* (HPCA-4), Las Vegas, 1998.
- 17. J. R. Ellis, *Bulldog: A Compiler for VLIW Architectures,* Cambridge, MA: MIT Press, 1986.
- sented at annual conferences. A leading conference is the *In* 18. P. G. Lowney et al., The Multiflow Trace scheduling compiler, *J.* ternational Symposium on Microarchitecture, which is held ev- Supercomput., 7: 51–142,
- *Machinery SIGMICRO* special interest group and the *IEEE* tiple-instruction-issue processors, *Proc. 18th Annu. Int. Symp.*
TC-MICRO technical committee Many of the ideas discussed *Comput. Archit.*, 1991, pp. 266–275.
	-
- *Systems,* both organized by the *ACM SIGARCH* special inter- dence, *Proc. 10th Annu. ACM Symp. Principles Programming Lan-*
	-
	-
	- 24. B. R. Rau, Dynamically scheduled VLIW processors, *Proc. 26th Annu. Int. Symp. Microarchit.,* 1993, pp. 80–90.
- **BIBLIOGRAPHY** 25. T. M. Conte and S. W. Sathaye, Dynamic rescheduling: A technique for object code compatibility in VLIW architectures, *Proc.*
- 2. J. E. Smith, A study of branch prediction strategies, Proc. 8th
2. J. E. Smith, A study of branch prediction strategies, Proc. 8th
2. J. E. Smith, A study of branch prediction strategies, Proc. 8th
3. Huntimed apple and