714 DISTRIBUTED MEMORY PARALLEL SYSTEMS

DISTRIBUTED MEMORY PARALLEL SYSTEMS

A typical parallel computer system consists of a set of computing nodes. Such a computer allows a programmer to divide the computational steps of an application over the set of computing nodes. This division of the computational steps allows the programmer to run the overall application with reduced execution time on a parallel system compared to the time taken on a uniprocessor system. Such division of the computational steps and the associated data of an application to multiple computing nodes is known as *parallel programming.* Two types of parallel programming models are quite common: *distributed memory* and *shared memory.* Parallel computer systems supporting the distributed memory programming model are known as *distributed memory parallel systems.* Similarly, parallel computers supporting shared memory programming model are known as *shared memory parallel systems.*

The two kinds of programming models differ in the way the memory of the computing nodes are made visible to the computing nodes/programmer. Figure 1 shows the distinction. Consider a parallel system consisting of four computing nodes (processors P_0 , P_1 , P_2 , and P_3) and each node having 128 Mbytes of memory $(M_0, M_1, M_2,$ and $M_3)$, as indicated in Fig. 1(a). All together the parallel system has $128 \times 4 = 512$ Mbytes of memory. In a distributed-memory parallel system, each computing node can access its own memory only; that

Figure 1. (a) Example of a parallel computer with four computing nodes and associated memory. (b) Distributed memory programming model. (c) Shared memory programming model.

is, P_0 can access only M_0 , P_1 can access only M_1 , and so on. exchange of information is known as *interprocessor communi-*Such an organization is indicated by Fig. 1(b). However, in a *cation* and is achieved by exchanging *messages* between the shared memory parallel computer, as shown in Fig. 1(c), each computing nodes. Each message passing step involves a paircomputing node can access the entire 512 Mbytes of memory. wise operation: a *send* operation from the *sender* computing

trade-offs for a programmer when writing a parallel program. Figure 2 shows an example of a message passing program

In this article, we focus on such distributed memory parallel systems and discuss the associated architectural, communication, programming, and performance issues. We start with the basic concept of message-passing and introduce various communication primitives. Next, we introduce existing message-passing standards and libraries. Basic architectural issues related to the overall system organization are discussed. Issues related to obtaining good performance on such systems are discussed next. Example system architectures corresponding to Intel Paragon, Cray T3E, and IBM SP2 are discussed. Finally, we present future trends of distributed memory parallel systems.

BASIC CONCEPT OF MESSAGE PASSING

The computing nodes of a distributed memory parallel system cannot access each other's memory. However, in order to execute a parallel application, these computing nodes have to **Figure 2.** Example of a message passing program containing three exchange information (data and control) among them. Such pairs of send–recv message passing steps.

The above two types of parallel systems provide different node and a *recv* operation from the *receiver* computing node.

It is much easier to write a shared memory parallel program involving three computing nodes $(P_0, P_1, \text{ and } P_2)$. On each because data can be placed anywhere in the shared memory. computing node, computational steps are in computing node, computational steps are interleaved with However, building such a parallel system delivering very good message passing steps. Processor P_0 , after its initial computaperformance is quite difficult and expensive. Thus, many cur- tion phase, sends a message to processor *P*1. This message rent generation parallel systems support distributed memory passing step is initiated by a *send* communication primitive. programming model. This primitive indicates that a message containing data *datax*

P_0		P_{2}
computation	computation	computation
$send(P_1, datax)$		$send(P_0, dataz)$
	$recv(P_0)$	
computation	computation	computation
$recv(P_2)$	$send(P_2, data)$	
		$recv(P_1)$
computation	computation	computation

716 DISTRIBUTED MEMORY PARALLEL SYSTEMS

larly, processor P_1 initiates a *recv* operation to receive the tions. message sent by processor P_0 . This example program involves three send-recv pairs of message passing: (P_0, P_1) , (P_1, P_2) , and (*P*2, *P*0). **MESSAGE PASSING STANDARDS AND LIBRARIES**

of communication primitives to provide flexibility of message to write the best parallel program for an application on a passing for the application developers. Broadly, the primitives given system. However, such a practice was found to be very are divided into two classes: *point-to-point* and *collective.* The restrictive because the parallel program written for a given first category involves message passing between one sender system could not be easily ported to another system. The porand one receiver. The second category involves communica- tability was limited because the communication primitives of tion between more than two processors. Examples include these two systems were not identical. *broadcast, multicast, barrier synchronization,* and so on (1,2). For some years, such lack of portability provided a big limi-In *broadcast* operation, one processor sends data to all other tation to the development of parallel programs. This has led processors in the system. Similarly, *multicast* operation in- to the development of message passing standards. A message volves sending data from one processor to a subset of the passing standard defines a set of communication primitives other processors. *Barrier synchronization* across a set of pro- and its variations to write message passing programs. A parcessors involves making sure that all processors arrive at a allel system supporting the standard ensures that all commugiven point in their respective program execution before pro- nication primitives and their variations are implemented on ceeding further. the system with good performance capability. If a parallel

tives are built on top of *send* and *recv* primitives. Different using the communication primitives of the standard, then the variations of *send* and *recv* primitives also exist (3,4). Some program is completely portable across parallel systems supexample variations are (1) *synchronous* versus *asynchronous* porting the standard. Such standardization allows a great and (2) *blocking* versus *nonblocking.* A *synchronous send* oper- deal of flexibility for application developers to design, develop, ation indicates that the processor will not come out of this and evaluate parallel programs on different parallel systems. message passing step unless the message gets delivered to It also provides a safeguard for an application developer to be the receiver and an acknowledgment gets returned to the able to run a parallel code (written using the standard) on a sender. An *asynchronous send* operation does not ensure the newer parallel system when the old one becomes obsolete. acknowledgment step. The completion of such send operation During the last few years, the *message passing interface* indicates that the message has been sent out from the sender; (MPI) (4) standard has evolved as the de facto standard for however, it is not clear whether the receiver has received the writing message passing programs on distributed memory message or not. A *blocking recv* operation indicates that the parallel systems. This standard was developed by a consorreceiver processor must get blocked (not able to proceed) until tium of scientists, engineers, and researchers from parallel the message arrives at the receiver. Alternatively, a *non-* computer industry, universities, and research laboratories. can return back to the computation if the message does not the current generation distributed memory parallel systems arrive. support this standard. Currently, effort is underway to define

tics to an application programmer. Depending on the compu- tives. tation–communication characteristics of an application (or for As mentioned earlier, communication primitives belong to a given part of the application), the programmer can choose two major classes: point-to-point and collective. For a parallel to use appropriate communication primitives in order to pro- system with a given number of processors, obtaining the best vide good overlap between computation and communication point-to-point communication performance between two steps. Such overlap allows the program to run with less time nodes for a given data size may require that we use one of

primitives also differ in the way parameters are passed to tions (the MPI standard indicates 14 different collective comthese primitives. For example, for a *send* operation, the munication operations) with the best possible performance insource location of the data to be sent (from local memory) and volves using the best point-to-point communication primitive, its length need to be specified. Similarly, for a *recv* operation, using dedicated hardware support for the operation (if availthe location where the received data needs to be written at able), and using the best communication algorithm (7). The the receiver memory needs to be specified. For a *nonblocking* performance of a given collective communication operation *recv* operation, the status of whether it becomes successful or also depends on the number of processors and data size used not also needs to be returned to the receiver processor. Such in the operation. parameter passing together with the above variations provide Thus, in order to provide the best choice for an applicationa wide range of choices of communication primitives for a level communication (point-to-point or collective), many difgiven distributed memory parallel computer. Readers are re- ferent implementations need to be available on the system.

(from the memory of P_0) needs to be sent to processor P_1 . Simi- quested to refer to Refs. 1, 4, 5, and 6 for details of such varia-

Over the years, as different kinds of distributed memory par-**COMMUNICATION PRIMITIVES** allel systems got developed, the designers of each system kept on providing a wide range of communication primitives for Different distributed parallel systems support different kinds their own system. This trend allowed a parallel programmer

Both point-to-point and collective communication primi- programmer writes a distributed memory parallel program

blocking recv operation indicates that the receiver processor The MPI-1 standard was finalized during 1995, and most of These variations provide different message passing seman- the MPI-2 standard with a set of richer communication primi-

and deliver better parallel speedup. the several underlying available implementations. Similarly, In addition to the above variations, the communication implementing any one of the collective communication opera-

CONNECTION NETWORKS FOR PARALLEL COMPUTERS.

able communication library is designed by integrating the im-

plementations for point-to-point and collective operations.

Most of the summation sistemic distributed memory poi

parallel programmer to develop an application in a custo-
mized manner for a given computer with the best possible
the interconnection network, there are several challenges in
network, there are several challenges in
netwo performance. These proprietary libraries are also targeted to-
word providing vertical compatibility with their explication and performance to interprocessor communication. Typically, ward providing vertical compatibility with their earlier gener- no bottleneck in interprocessor communication. Typically,
such design involves establishing a close coupling between ation of parallel systems, thus allowing applications written such design involves establishing a close coupling between
for their earlier generation systems to run with minimum the network link speed, speed of the computi modifications while delivering reasonable performance. speed of the I/O bus to which the node-network interface is

system are: (a) computing nodes, (b) interconnection network, it is attached to only a few nodes, the system operates in an

(c) node-network interfaces, and (d) input/output (I/O) subsystem. The I/O subsystem may be comprised of I/O devices being connected to only a few computing nodes or to all of the computing nodes.

Architectural issues in designing computing nodes for distributed memory parallel systems are the same as those of designing computing nodes for uniprocessor computer systems. The major components of a computing node are high speed microprocessor(s) together with the associated peripheral logic blocks (such as interrupt, direct-memory access [DMA], and timer), main memory blocks, caches, and system bus. Computing nodes for earlier generation distributed memory parallel systems used to be designed in a customized manner. Recently, the trend has changed and the nodes are designed using off-the-shelf microprocessors. Detailed design issues to build high-performance computing nodes for uniprocessor systems are indicated in Ref. 9.

The *interconnection network* and the *node-network interfaces* are significant components of a distributed memory parallel system. The interconnection network typically is used to support interprocessor communication between the computing nodes. If the I/O subsystem is connected to only a few computing nodes then the interconnection network is also used to support I/O traffic.

As the speed of microprocessors continues to increase, the computing nodes are becoming faster. This trend is de-**Figure 3.** Hierarchies involved in developing a scalable communica- manding faster interconnection network (supporting low lation library for a distributed memory parallel computer. tency and high bandwidth) so that a given parallel program can be executed faster.

There are several challenges in designing an interconnec-Such implementations are typically available as a message tion network supporting low latency and high bandwidth data
passing library form, and the application is linked to the li-
harm of components in designing an interc brary at compile/run time to select the best possible imple-
monotogy, switching technique, routing, flow
monotogy, switching technique, routing, flow
monotogy, switching technique, routing, flow mentation. Figure 3 shows the typical hierarchical approach control, and switch architecture. There are several choices for
used to develop such scalable and bigh performance message each of these components. Some of the c used to develop such scalable and high-performance message each of these components. Some of the choices are dependent
passing libraries. The point-to-point implementations are de-
veloped based on the system/network chara

Most of the current generation distributed memory paral-
connection networks, it is significant to have faster node-net-
work interfaces in a distributed memory parallel system. Othlel systems support scalable communication library conform-
ing to the MPI standard. In addition to this library, some sys-
tems also support communication libraries conforming to
tems also support communication libraries attached (10). Such a close coupling provides low latency and high bandwidth communication for the system.

ARCHITECTURAL ISSUES The I/O subsystem includes the I/O bus and the I/O devices. As indicated earlier, the I/O subsystem may be Major components of designing a distributed memory parallel attached to only a few nodes or to all nodes of the system. If

718 DISTRIBUTED MEMORY PARALLEL SYSTEMS

ing nodes leading to high-performance I/O. ever built.

The performance of a parallel program on a distributed mem-
ory parallel system depends on several factors. Assume that
the interconnection network through a *network interface chip*
ory parallel program is written in an software overheads to inject/consume a message), communi-
cation delay in the interconnection network (switch delay,
transmission delay amount of contention in the network) The Cray T3E (17.18) system was introduced to the transmission delay, amount of contention in the network), The Cray T3E (17,18) system was introduced to the market overhead to initiate an I/O oneration and time spent on I/O in 1995. It is a successor to the Cray T3D s overhead to initiate an I/O operation, and time spent on I/O

Over the years, as the technologies for processor, memory, system.
Comment and disk have continued to advance, the parallel The Cray T3E system is comprised of a number of pro-Interconnect, and disk have continued to advance, the parallel The Cray T3E system is comprised of a number of pro-

computer architects have been involved in designing better cessing elements (PEs) interconnected by a 3D, computer architects have been involved in designing better cessing elements (PEs) interconnected by a 3D, bidirectional computing nodes interconnection networks node. torus network. This network is primarily used for fast and better computing nodes, interconnection networks, node-
network interfaces, and I/O subsystems for high-performance munication. The PEs are also connected by a number of Giganetwork interfaces, and I/O subsystems for high-performance

While designing these subsystems, architects typically use I/O devices.
crobenchmarks to evaluate the performance of the respec. Each PE consists of a DEC Alpha 21164 microprocessor, a microbenchmarks to evaluate the performance of the respec-
tive subsystems (9.11) Such benchmarking allows them to de-
local memory, a control chip, and a router chip. The control tive subsystems (9,11). Such benchmarking allows them to de-
sign the best subsystem under each category. When putting chip provides flexibility for logically shared memory across all sign the best subsystem under each category. When putting chip provides flexibility for logically shared memory across all
different subsystems together applications-driven bench. PEs: Each PE can access the memory in any marks (like NAS [12], SPLASH [13]) are typically used to every PE cyclusta the performance of a complete system channels. evaluate the performance of a complete system.

The Intel Paragon was introduced to the market in 1992 by

Intel Corporation as its third-generation distributed memory

parallel system (14). Earlier, Intel had introduced the iPSC-1

and iPSC-2 series of distributed mem third-generation wormhole-switched interconnection network **IBM Scalable Parallel (SP) System** (15).

Currently, the largest Paragon system is installed as the IBM entered the MPP market with the introduction of the Option Red machine at Sandia National Laboratories (16). IBM SP1 system in 1993. The SP2 system was introduced in This system has 4,608 nodes (each consisting of two Pentium 1994. The SP systems focus on *cluster architecture.* Each node Pro processors) with 297 Gbytes of memory. The computing is actually an RS/6000 workstation with its own local disk. A nodes are connected with a 38 \times 32 \times

asymmetric manner with respect to I/O operation. In such network. The system has a peak 1.8 TFLOP computation rate systems, the nodes connected to I/O devices are typically and a peak cross-section bandwidth of over 51 Gbytes/s. The known as *I/O nodes.* The computing nodes take the help of nodes are distributed as follows: 4,536 computing nodes, 32 I/O nodes to perform I/O operations. In a symmetric design, service nodes, 24 I/O nodes, 2 system nodes, and the reall computing nodes are attached with I/O devices. In these maining hot-spare nodes. In 1997, this system with 9,216 prosystems, I/O operations can be done in parallel by all comput- cessors was the largest distributed memory parallel system

Each node in the Paragon system is a shared-memory multiprocessor consisting of two or more processors. One pro- **PERFORMANCE ISSUES** cessor works like a dedicated *message* processor. The other processor(s) perform *computation.* Each node is connected to

operation.
Over the vears as the technologies for processor memory system.

distributed memory systems.
While designing these subsystems architects typically use $\frac{1}{0}$ devices.

different subsystems together, applications-driven bench- PEs: Each PE can access the memory in any other PE, and
marks (like NAS [12] SPLASH [13]) are typically used to every PE can access any I/O device through the GigaR

The T3E supports low-latency, high-bandwidth communication through a 3D torus network. The network supports **ARCHITECTURE OF EXAMPLE SYSTEMS** minimal adaptive routing (18) to minimize network contention for messages. The network is capable of delivering a In this section, we present an architectural overview of some 64-bit word every system clock (13.3 nsec) in each of all 6 of the current generation distributed memory parallel directions. The bisection bandwidth for a 512of the current generation distributed memory parallel directions. The bisection bandwidth for a 512-PE system ex-
systems. ceeds 122 Gbytes/s.

The I/O subsystem of Cray T3E is built with a set of **Intel Paragon Intel Paragon GigaRing channels (19). Each channel is connected to a set of**

complete AIX (IBM's Unix) resides on each node. A high-

speed interconnection network connects the nodes. The SP is leading to development of fast I/O buses and efficient nodesystems are designed using custom components as much as network interfaces. possible. This trend brings better systems to the market

within short time intervals.
Each node of the IBM SP system consists of a POWER2 CONCLUSIONS

The high-performance switch is a packet-switched, multistage Omega network with buffered wormhole routing **BIBLIOGRAPHY** (21,22). It is based on the IBM Vulcan crossbar switch chip design. Each chip has eight input and eight output ports. An 1. P. K. McKinley and D. F. Robinson, Collective communication in
8 \times 8 crossbar allows 8 packet cells (called flits) to pass wormhole-routed massively paral 8×8 crossbar allows 8 packet cells (called flits) to pass wormhole-routed mas 8×8 crossbar allows 8 packet cells (called flits) to pass
through the switch in every 40 MHz-cycle if there is no con-
flict. If an output port is already busy then the messages des-
tined for it from input ports get subsequent flits from the previous switch stage. A set of these switches are interconnected by an additional stage of the net-
work to support up to 128 nodes. $\begin{array}{c} 2.167 \\ 2.167 \\ 2.167 \\ 2.1996 \\ 2.1996 \\ 2.1996 \\ 2.1996 \\$

The I/O subsystem is built around the high-performance 4. Message passing interface forum. *MPI: A Message-Passing Inter*switch architecture. It has a local area network (LAN) gate-
way to other machines outside of the SP system. Some of the 5 P Pierce and G Regnier 1 way to other machines outside of the SP system. Some of the 5. P. Pierce and G. Regnier, The Paragon implementation of the NX
nodes in a system can work as I/O nodes to perform I/O func-
message passing interfaces. Proc. S tions, such as global file servers. Some nodes can also function *put. Conf.,* May 1994, pp. 184–190. as *gateway nodes* to serve as networking functions. 6. V. S. Sunderam, PVM: A framework for parallel and distributed

The IBM SP architecture has established a new trend for de-
signing cost-effective distributed memory systems: *uorbsta*, 8. Z. Xu and K. Hwang, Modeling communication overhead: MPI signing cost-effective distributed memory systems: *worksta*-

^{8.} Z. Xu and K. Hwang, Modeling communication overhead: MPI signing contraction overhead: MPI signing cost-effective distributed memory systems: *workstain* tion clusters or networks of workstations (23,24,25). This trend and MPL performance on the IBM SP2, IEEE Parallel and Disemphasizes using commodity PCs/workstations and commodition of the Technol., pp. 9–23, Spring 1996.
 Myrinet (29) are available in the market with varying prices
and performance. Thus, depending on the target performance,
tleneck in wormhole-routed k-ary n-cube systems. IEEE Trans. one or more of these interconnects can be used together with *Parallel Distrib. Syst.,* **⁹**, 1998.

Due to the commodity nature of PCs/workstations and benchmarks, *ACM Supercomput. Conf. (SC97),* October 1997. switches, such workstation clusters typically use *irregular* to- 12. D. H. Bailey et al., NAS parallel benchmark results. Technical pologies. These topologies are bringing new challenges for de- Report 94-006, RNR, 1994. veloping efficient routing schemes (30), communication mech- 13. S. C. Woo et al., The SPLASH-2 programs: Characterization and anisms (31,32), and collective communication algorithms (2). methodological considerations, *Int. Symp. Comput. Archit.,* 1995, The node-network interfaces on these systems are based on pp. 24-36. I/O buses (such as PCI for PCs and S-bus for SUN systems). 14. Intel Corporation. *Paragon XP/S Product Overview,* 1991. These I/O buses are typically slow and thus limit the overall 15. L. Ni and P. K. McKinley, A survey of wormhole routing techperformance of interprocessor communication. This limitation niques in direct networks, *IEEE Comput.,* pp. 62–76, Feb. 1993.

processor, local memory, disk, and network connections for
the Sthernet and high-performance switch (20). The network in this article, we have defined distributed memory parallel
the Ethernet and high-performance switch (

-
-
-
-
- message passing interfaces, *Proc. Scalable High-Perform. Com-*
- computing, *Concurrency: Practice and Experience,* **2** (4): 315–339, December 1990.
- **CURRENT AND FUTURE TRENDS** 7. D. K. Panda, Fast barrier synchronization in wormhole k-ary n-cube networks with multidestination worms, *Future Generation*
	-
	-
	-
- a set of PCs/workstations to design an affordable distributed 11. C. Hristea, D. Lenoski, and J. Keen, Measuring memory hierar-
chy performance of cache-coherent multiprocessors using micro
	-
	-
	-
	-

720 DISTRIBUTED MULTIMEDIA SYSTEMS

- 16. T. G. Mattson, D. Scott, and S. Wheat, A TeraFLOP supercomputer in 1996: The ASCI TFLOP system, *Proc. 10th Int. Parallel Process. Symp.,* 1996, pp. 84–93.
- 17. S. L. Scott, Synchronization and communication in the T3E multiprocessor, *Proc. 7th Int. Conf. Arch. Support Program. Lang. Operat. Sys.,* 1996, pp. 26–36.
- 18. S. L. Scott and G. M. Thorson, The Cray T3E network: Adaptive routing in a high performance 3D torus, *Proc. Symp. High Perform. Intercon. (Hot Intercon. 4),* August 1996, pp. 147–156.
- 19. S. L. Scott, The GigaRing channel. *IEEE Micro.,* February 1996, pp. 27–34.
- 20. T. Agerwal et al., SP2 system architecture, *IBM Syst. J.,* **34** (2): 263–272, 1995.
- 21. C. B. Stunkel et al., The SP1 high performance switch. *Scalable High Perf. Comput. Conf.,* 1994, pp. 150–157.
- 22. Craig B. Stunkel et al., The SP2 high-performance switch. *IBM Syst. J.,* **34** (2): 185–204, 1995.
- 23. T. Anderson, D. Culler, and Dave Patterson, A case for networks of workstations (NOW). *IEEE Micro.,* pp. 54–64, Feb. 1995.
- 24. D. K. Panda and C. B. Stunkel (eds.), *Communication and Architectural Support for Network-Based Parallel Computing (CANPC), Lecture Notes in Computer Science,* Volume 1199, New York: Springer-Verlag, 1997.
- 25. D. K. Panda and C. B. Stunkel (eds.), *Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC), Lecture Notes in Computer Science,* Volume 1362, New York: Springer-Verlag, 1998.
- 26. L. Melatti, Fast Ethernet: 100 Mbit/s made easy, *Data Commun.* [on the Web], (http://www.data.com/tutorials/100mbits_made_ easy.html), Nov. 1994.
- 27. Craig Partridge, *Gigabit Networking,* Reading, MA: Addison-Wesley, 1994.
- 28. ATM forum. *ATM User-Network Interface Specification, Version 3.1,* September 1994.
- 29. N. J. Boden et al., Myrinet: A gigabit-per-second local area network. *IEEE Micro.,* pp. 29–35, Feb. 1995.
- 30. W. Qiao and L. M. Ni, Adaptive routing in irregular networks using cut-through switches, *Proc. Int. Conf. Parallel Process.,* Chicago, Aug. 1996, pp. 52–60.
- 31. S. Pakin, M. Lauria, and A. Chien, High performance messaging on workstations: Illinois fast messages (FM), *Proc. Supercomput.,* 1995.
- 32. T. von Eicken et al., U-Net: A user-level network interface for parallel and distributed computing, *ACM Symp. Oper. Syst. Princ.,* 1995.
- 33. D. E. Culler and J. P. Singh, *Parallel Computer Architecture: A Hardware-Software Approach,* San Mateo, CA: Morgan Kaufmann, 1998.
- 34. J. Duato, S. Yalamanchili, and L. Ni, *Interconnection Networks: An Engineering Approach,* Los Alamitos, CA: IEEE Computer Society Press, 1997.
- 35. K. Hwang and Z. Xu, *Scalable Parallel Computing,* New York: McGraw Hill, 1998.

DHABALESWAR K. PANDA The Ohio State University