The decades since the 1950s have seen a tremendous development in semiconductor processing and device performance. At the end of the twentieth century, high-power devices are now available for blocking voltages more than 12 kV and with current capabilities up to several kiloamperes. Modern highpower diodes are almost exclusively fabricated from silicon and doped by diffusion processes. For discrete diodes, the active silicon utilized is a single slice of the area up to that of the grown crystal. As part of power modules, diodes typically consist of a parallel arrangement of smaller individual chips, connected by the common module packaging techniques.

With the development of modern high-power turn-off devices in the early 1980s, it was recognized that the available diode performance was no longer sufficient. Substantial growth in diode design and process activities thus resulted with the aim of further optimizing diodes, for example, to reduce power losses or to improve fast turn-off capability. Some of these concepts will be discussed in the section on advanced designs.

DEVICE DESIGN AND APPLICATIONS

Diode Design

Housing Design for Discrete Diodes. Discrete high-power diodes are manufactured from silicon slices that may be almost as large in area as the cross section of state-of-the-art crystal size allows. Today, common diameters of silicon usable for high-power devices are 4 in., 5 in., and 6 in. The crystals are grown as round rods. It is common to design the diode housings essentially cylindrical in shape. Owing to the high rated blocking voltages, a minimum flashover distance of some tens of millimeters is required, and minimum creepage path lengths (distances along the surface between locations of high difference in potential) consistent with common environmental conditions need to be respected. This leads to anode and cathode contacts lying on the two flat sides of the cylinder.

Two different housing designs are commonly available on the high-power market. For the lower current range, studtype designs [Fig. 1(a)] are typically used, where the device is screwed onto one single cooling surface. This surface is simultaneously one of the two electrodes (anode or cathode). On the opposite side, the other electrode can be contacted by a thick, flexible cable. If higher current ratings are needed and therefore higher power loss is produced in the diode, double-sided cooling with heat sinks on both sides of the diode is preferable. Then, the so-called hockey-puck or press-pack type housing is utilized [Fig. 1(b)]. In this case, diode and heat sinks are pressed together in a stack with a mounting pressure of typically 1.5 kN/cm2 of contact area.

Layer Structure. For high blocking voltages, the silicon slice that is able to insulate the rated voltage is about 0.3 mm to 1 mm thick. To reach the required insulation distance across the housing, the residual thickness has to be filled up with a metal that conducts well, that is, normally with two copper "pole pieces." Now, the silicon slice can handle high power

dissipation, and it is therefore allowed to be heated up to typi- **Silicon Doping.** The silicon slice, in principle, consists of a cally 125 \degree C or even 175 \degree C. At these temperatures, the copper pole pieces thermally expand much more than the silicon superscripts indicate high and low doping concentrations, reslice, and they would break the brittle silicon easily. For this spectively. In high-power diodes, such a doping structure is reason, a strain buffer plate, typically a molybdenum disk of usually accomplished by starting with a very homogeneously less than 1 mm to 3 mm thickness, is placed on both sides phosphorous-doped $(n⁻)$ silicon slice [doped by converting a between the silicon slice and the copper pole piece. Small quantity of the silicon atoms to phosphorus in a nuclear

the different layers inside a housing, the layers are comare soldered together for lower power ratings. For nonsol- cent molybdenum disks. dered solutions, two variations in technology are known (Fig. The heavily doped cathode emitter layer is able to inject dissipation may thus be lowered so that an operation temperature of more than 160° C is no longer needed. Lower op- in the section on device theory. erating temperatures are advantageous in long-term reliabil-
For low blocking voltages (<200 V) and extremely low for-

plane p^+ – n^- – n^+ structure according to Fig. 3. The + and – To ensure a good electrical and thermal contact between reactor, using the so-called neutron transmutation doping (NTD) process) and diffusing aluminum and boron (p/p^+) or pressed with the high mounting force applied on the outside $\frac{1}{2}$ phosphorous (n^+) atoms at high temperature into the slice. At of a housing in case of a hockey-puck design. In a stud hous- the end of the diffusion processes, metallization layers are deing, the mounting force is produced by a spring, or the layers posited for good electrical and thermal contact with the adja-

2). In the *alloyed* technology [Fig. 2(a)], the silicon slice is electrons, while the anode emitter can inject holes into the alloyed onto the anode-side molybdenum disk. This allows for lightly doped *n*-base region, and thus the diode will become very efficient cooling of the silicon, even at the periphery of highly conductive in the forward direction. On the other hand, the slice, and therefore for high maximum operation tempera- the lightly doped and wide *n* base is needed to allow for high tures (above 160^oC). The more advanced *free-floating silicon* blocking capability in the reverse direction. It thus becomes technology [Fig. 2(b)] uses dry pressure contacts on both sides immediately evident that high blocking capability is conof the silicon. This gives the device designer substantially in- nected to high conduction loss when two otherwise equivalent creased flexibility to optimize the diode slice, and the power designs are compared. A thorough discussion on the princi- $-n$ ⁻ $-n$ ⁺ structure will be given later

ity, that is, load cycling capability of the design. ward-voltage drop, Schottky-barrier diodes (SBD) can be

Figure 2. Typical cross section of the layer sequence inside a hockey-puck diode. (a) Alloyed technology with positive angle (the p/p^+ region has a *larger* area then the n^- region). (b) Freefloating silicon technology with negative angle (the p/p^+ region has a *smaller* area than the $n^$ region).

Figure 3. (a) Simplified cross-sectional display and (b) concentrations of *n*-type (N_D) and *n*-type (N_A) dopant atoms in a silicon diode of 4.5 kV blocking capability as a function of axial dimension of the slice. p^+ means high *p*-type concentration N_A ; n^- low and n^+ high *n* concentration N_D . The extent of the depletion layer shown is reached when high reverse voltage is applied to the diode.

p–n junction for blocking (1). placed between silicon and silicone rubber.

manufactured, using a metal-to-silicon junction instead of a production. In some cases, a thin polyimide layer is also

Diode Application Ranges Carrier Lifetime. Besides diffusing fully ionized impurities into the slice in order to create *n*- and *p*-type doping regions, There are two main design variations in power diodes: slow cesses. This ensures a low production spread in many rele-
vant electrical parameters and is indispensable for fast bridges for power supplies for electrolysis, for substations, or
switching diodes. Today it is mostly usu

metry of the depletion layer around its metallurgical *p–n* junction and because of the high dielectric constant of silicon, the electric field at the surface of the silicon (the *junction termination*) has to be controlled by a specific silicon geometry. Bevels with so-called positive and negative angles can be utilized for this purpose, as shown in Fig. 2. Whereas a positiveangle structure is easier to design and is the only one compatible with alloyed technology, the negative-angle structure has significant advantages in long-term reliability and production yield.

To render a properly beveled junction termination stable over extended periods of time, it has to be protected against impurities that might be deposited at the end of the production steps or over long times even inside a sealed housing. For this purpose, one or several insulating organic (or inorganic)
passivation layers are deposited on the junction termination.
The traditional solution for this purpose is the use of a thick
iting didd at switching snubber The traditional solution for this purpose is the use of a thick iting di/dt at switching, snubber capacitor C_s , snubber diode D_s , and layer of silicone rubber, which also increases the creepage dis-
snubber resistor tance on the silicon and mechanically protects the slice during voltages upon switching.

it is, particularly for fast switching diodes, approporiate to and fast recovery. The difference is given by the carrier lifereduce the charge-carrier lifetime (the average time a particu- time as pointed out before. A slow-recovery diode is optimized
Lar electron or hole participates in the conduction process) to to exhibit very low forward vol lar electron or hole participates in the conduction process) to to exhibit very low forward voltage drop in conduction, but a value lower than what is is directly after the diffusion pro-
there is normally no critical req a value lower than what is is directly after the diffusion pro-
cesses. This ensures a low production spread in many rele. Such *rectifier diodes* are often utilized in one- or three-phase

tant devices. Figure 4 displays a simple turn-off switch circuit **Junction Termination and Passivation.** Because of the asym-

snubber resistor R_S to protect GTO and diode against excessive over-

configuration in which fast switching diodes are utilized. on the other hand, reverse voltage follows, the surge-cur-Used as *free-wheeling diodes,* they contribute to regular phase rent limit is reduced to 40 kA, typically. current conduction during some time intervals when the asso- The main temperature limit is the *maximum junction tem*ciated gate turn-off thyristor (GTO) or insulated-gate bipolar *perature* allowed when the diode is required to block full retransistor (IGBT) is in the off state. It is worth mentioning verse voltage. This temperature typically lies in the range of that the free-wheeling diode of GTO₁ shown in Fig. 4 is D_{F2} 125°C to 160°C. To avoid violating this limit, the circuit deand vice versa. With today's typical switching frequencies of signer has to analyze the current and voltage waveforms ap-200 Hz and up for GTOs and 1 kHz and up for IGBTs, switch- plied to the diode and the resulting conduction, turn-on and ing losses become dominant factors. It is therefore advanta- turn-off switching losses carefully. Typically, a total power geous to design diodes with low carrier lifetime, thus exhib- loss of more than 3 kW can be handled by a double-sided waiting low switching losses at increased forward voltage drop ter-cooled 120 mm diode. By use of the thermal resistance or and thus increased conduction loss. impedance of the device, together with the corresponding data

recovery diode as well. It serves to short-circuit the snubber temperature, the actual junction temperature can then be calresistor when the GTO or the free-wheeling diode turn off, so culated and can be compared to the specified junction temperthat the snubber capacitor can very efficiently limit *dv*/*dt* ature limit. when the blocking voltage builds up across the GTO and free- A *minumum junction temperature* limit normally has to be wheeling diode. The respected as well. Here, the reverse blocking capability may

The nonrepetitive and repetitive *peak blocking voltages* cess. Traction applications may require up to a few million are important limiting parameters. Ratings up to 6.5 kV cycles of 50°C to 80°C temperature difference, f are important limiting parameters. Ratings up to 6.5 kV cycles of 50°C to 80°C temperature difference, for example. In for single-chip diodes or more than 12 kV for multichip cases of very high requir diodes and high currents are available on the market. Fast- it necessary to utilize more powerful diodes than needed othrecovery diodes in particular may additionally have strong erwise or to use a parallel connection of several diodes in orrequirements on high *continuous ac voltage* withstanding der to ensure the required mean time to failure (MTTF) for capability, because a switch similar to those drawn in Fig. the diode. 4 may be exposed to more than 50% of its peak voltage rating during half of its life. It has been found in the early **DIODE THEORY** 1990s, after Undeland and McMurray snubbering schemes

had emerged, that special design measures needed to be

had emerged, that special design measures needed to be require-

In this section we focus on physical effects of structures that

ments.

The carreral-handling capab iting parameter. The previously mentioned rectifier diode **The** *p–n* **Junction in Low Injection** can withstand a half-sinusoidal surge-current pulse of as much as 50 kA peak amplitude at 10 ms duration, if no The rectifying properties of a semiconductor power diode

Moreover, the *snubber diode* displayed in Fig. 4 is a fast- of the heat sink and cooling system, and relation to ambient

be at its minimum, and the turn-on process becomes particularly slow. **Limiting Parameters** ^A further limit relating to temperature is the *load-cycling*

In general, voltage and current handling capabilities as well *capability* of a diode. As a consequence of repeated temperaas maximum temperature are the main limiting parameters. ture increases and decreases, which are of particular rele-When these limits are violated, an excessive temperature and vance in traction applications, the dry interfaces inside and subsequent melting of silicon or metal will lead to device outside a diode housing suffer many expansions and contracfailure.
The nonrepetitive and repetitive *peak blocking voltages* cess. Traction applications may require up to a few million cases of very high requirements, such a criterion may make

reverse voltage is applied right after the current pulse. If, are due to different Fermi energy levels in *p*- and *n*-type

Supplying an external terminal voltage V_a to the diode will
change the conditions at the $p-n$ junction (the subscript a
indicates applied voltage). In the forward-bias case, that is, if
the anode potential is positive w in reverse bias the height will increase. Let us assume that all the terminal voltage drop will be caused by the *p*-*n* junc-
tion, that is, there is no voltage drop across the metal contacts
or in the so-called quasineutral re-
or in the bulk material. The resulting junction volt

Depletion-Layer Properties. For given impurity doping conthat layer, and (3) the charge Q of the ionized impurities

silicon. Forming two regions of opposite conduction type in quantities will depend on junction voltage for an abrupt the same silicon crystal will make the interface constitute *p–n* junction, that is, a junction in which the type of doping a $p-n$ junction. In thermal equilibrium, that is, when no changes abruptly. By Eq. (A13) (see Appendix), the gradient external terminal voltage is applied, the Fermi level of such of the electric field is proportional to the charge concentration. a structure is constant. The energy levels of the valence Therefore, independent of voltage, the electric field increases and conduction bands must then bend correspondingly. This linearly from zero at the borders of the d and conduction bands must then bend correspondingly. This linearly from zero at the borders of the depletion layer up
forms a potential barrier between the p- and n-type regions. to its (absolute) maximum value F_{tot} forms a potential barrier between the *p*- and *n*-type regions, to its (absolute) maximum value E_{max} at the junction. The named the diffusion voltage or built-in voltage V_d , where electric field diagram constitute named the diffusion voltage or built-in voltage V_d , where electric field diagram constitutes a triangle that increases the value of V_d is of the order of 0.5 V to 1 V. A depletion with voltage The area of this triangl the value of V_d is of the order of 0.5 V to 1 V. A depletion with voltage. The area of this triangle equates the junction layer (space-charge region) of width w will then support the voltage; thus $V_j = \frac{1}{2}E_{\text{max}}w$. day is the contact of the space charge region) of width w will then support the voltage; thus $V_j = \frac{1}{2}E_{\text{max}}w$. Furthermore, the space charge incortage incortage. Adding a suitable metal contact to each within the dep avalanche effects could occur. Therefore, since $V_i = \frac{1}{2}E_{\text{max}}w$,

thus $V_j = V_d - V_a$. If the applied voltage V_a is positive, it cannot be larger than V_d for fundamental reasons. On the charge of the fixed acceptor and donor ions [Eq. (A1)]. The concentration of majority carriers approx n neutral regions follow from Eq. (A2): $p_{n0} = n_i^2/N_{\rm D}$ and $n_{p0} = n_i^2/N_{\rm D}$ n_i^2/N_A , where n_i is the intrinsic electron concentration. This *i* centrations and spatial profiles, the junction voltage V_j deter- n_i^2/N_A , where n_i is the intrinsic electron concentration. This mines several properties of the $n-n$ junction: (1) the width thermal equilibrium ca mines several properties of the *p–n* junction: (1) the width thermal equilibrium case is further illustrated in Fig. 6(a). w of the depletion layer. (2) the electric field $E(x)$ within Under forward bias, carrier diffu *w* of the depletion layer, (2) the electric field $E(x)$ within Under forward bias, carrier diffusion exceeds drift, thus re-
that layer, and (3) the charge *Q* of the ionized impurities sulting in the injection of minori (acceptors or donors). Figure 5 shows schematically how these derive the minority-carrier concentrations at the depletion-

Figure 5. Schematic illustration of depletion-layer width *w*, electric field *E*(*x*), and charge *Q* for an abrupt *p–n* junction in (a) thermal equilibrium, (b) forward bias, and (c) reverse bias. The junction voltage V_i is also indicated as the screened triangular area.

Figure 6. Schematic illustration of the hole concentration $p(x)$ and the electron concentration $n(x)$ for an abrupt $p-n$ junction in (a) thermal equilibrium, (b) forward bias, and (c) reverse bias. The anode and cathode contacts are located at $-d_p$ and d_n , respectively. The depletion layer extends from $-w_p$ to w_n .

(A27), and (A28): carriers is so low that their drift contribution is negligible.

$$
p_n(w_n) = p_{n0}e^{qV_a/kT} \tag{1}
$$

$$
n_p(-w_p) = n_{p0}e^{qV_a/kT}
$$
 (2) mined by diffusion only:

where k is the Boltzmann constant, q the electron charge, and *T* the absolute temperature. Equations (1) and (2) approximately hold in reverse bias, too. Since $kT/q \approx 0.026$ V (room temperature), the boundary concentrations $p_n(w_n)$ and

$$
p_n(x) = p_{n0} + p_{n0}(e^{qV_a/kT} - 1) \frac{\sinh\left(\frac{d_n - x}{L_p}\right)}{\sinh\left(\frac{d_n - w_n}{L_p}\right)}
$$
 (3)

$$
\frac{\sinh\left(\frac{d_n - w_n}{L_p}\right)}{\sinh\left(\frac{d_n - w_n}{L_p}\right)}
$$
 (3)

$$
I = I_p(w_n) + I_n(-w_p)
$$
 (9)

$$
n_p(x) = n_{p0} + n_{p0}(e^{qV_a/kT} - 1) \frac{\sinh\left(\frac{d_p + x}{L_n}\right)}{\sinh\left(\frac{d_p - w_p}{L_n}\right)} \tag{4}
$$

where d_n and $-d_p$ are the locations of the metal contacts at the *n* and *p* side. L_p and L_n are the diffusion lengths of holes stant (the subscript *s* stands for saturation). In reverse bias, in the *n* region and electrons in the *p* region, and they relate the exponential term in Eq. (10) approaches zero already at to the minority-carrier lifetimes τ_p and τ_n for holes and electrons through Eqs. (A16) and (A17). For thick regions, that dent of terminal voltage. The absolute value of I_s is therefore is, where the thickness of the quasineutral part is much named the saturation current of the diode. According to the larger than the diffusion length, Eqs. (3) and (4) simplify to above description, the saturation current emanates from dif-

$$
p_n(x) = p_{n0} + p_{n0}(e^{qVa/kT} - 1)e^{-(x-w_n)/L_p}
$$
 (5)

$$
n_p(x) = n_{n0} + n_{n0} (e^{qVa/kT} - 1)e^{(x+w_p)/L_n}
$$
 (6)

thermal equilibrium will cause diffusion and drift of carriers generation of carriers within the depletion layer will signifiwithin the quasineutral regions. In the low-injection case, cantly contribute to the reverse current. Let us assume that

layer boundaries w_n and $-w_n$ from Eqs. (A3) to (A6), (A23), which we are considering here, the concentration of minority Thus, from Eqs. (A9) and (A10) the hole current I_n in the *n p* region and the electron current I_n in the *p* region is deter-

$$
I_p(x) = -qAD_p \frac{dp_n}{dx} \tag{7}
$$

$$
I_n(x) = qAD_n \frac{dn_p}{dx} \tag{8}
$$

 $n_p(-w_p)$ will be practically zero already at low reverse volt-
ages [Fig. 6(c)].
We can assume that the minority-carrier concentration at
the contacted end of the quasineutral region equates the ther-
mal equilibrium valu Assuming no net carrier recombination or generation in the depletion layer, the total current I will be [Fig. 7(a)]

$$
I = I_p(w_n) + I_n(-w_p) \tag{9}
$$

Finally, for the above diode with thick quasineutral regions we obtain the so-called diode formula [Fig. 7(b)] from Eqs. (5) to (9):

$$
I = Is(eqVa/kT - 1)
$$
 (10)

*A*_n and $-d_p$ are the locations of the metal contacts at where the prefactor $I_s = A[(qD_p/L_p)p_{n0} + (qD_n/L_p)n_{p0}]$ is con*very* low negative voltages; thus $I = -I_s$ is basically indepenfusion only. It is determined by (1) the carrier lifetimes τ_p and τ_n , leading to the diffusion lengths L_p and L_n , and (2) by the doping levels through p_{n0} and n_{p0} .

Generation Current and Carrier Multiplication in Reverse Diffusion Currents and the Diode Formula. Deviations from **Bias.** At sufficiently high reverse voltage, however, thermal

Figure 7. The diode in forward and reverse bias. (a) Schematic representation of hole current $I_p(x)$ and electron current $I_n(x)$ for an abrupt $p-n$ junction in forward bias. (b) Illustration of the ideal diode characteristic. The reverse-bias saturation current I_s is indicated in the figure. (c) Realistic diode characteristic in reverse bias. Generation current *I_g* and avalanche multiplication effects are included in the reverse current $I_{\rm R}$. At high temperature (HT), voltage breakdown $V_{\rm BD}$ occurs at higher reverse voltage V_R than at room temperature (RT).

eration rate $G = -n_i/\tau_{\text{sc}}$, where τ_{sc} is the space-charge genera-

$$
I_{\rm g} = -A \frac{q n_i w}{\tau_{sc}} \eqno{(11)}
$$

eration current is approximately proportional to $\sqrt{V_R}$. The nent I_s from the depletion layer. Furthermore, at high reverse total reverse leakage current *I_s* (positive in the negative direction collage avalanche mu total reverse leakage current I_R (positive in the negative direc-
tion) is basically independent of the reverse voltage, V_R , while I_g

$$
I_{\rm R} = -(I_{\rm s} + I_{\rm g}) \approx c_1 + c_2 \sqrt{V_{\rm R}}
$$
 (12)

$$
M = \frac{1}{1 - \int_{-w_p}^{w_n} \alpha_{\text{eff}} dx} \tag{13}
$$

The effective impact ionization coefficient α_{eff} in the ionization noted reverse current and voltage effects into consideration. integral in Eq. (13) is strongly dependent on the electric The schematic reverse-bias characteristics in Fig. 7(c),

$$
\alpha_{\text{eff}} = a e^{-b/E} \tag{14}
$$

high (about 2×10^5 V/cm), the ionization integral approaches unity and the multiplication factor increases towards infinity.

the strong electric field will sweep out all the generated carri- The leakage current I_R , in turn, also increases towards infiners from this layer (holes towards the anode and electrons ity, thus setting a physical-based limit on the voltage capabiltowards the cathode) before any recombination takes place. ity of the $p-p$ junction: the so-called breakdown voltage V_{BD} The generation current I_g will then be proportional to the gen-caused by avalanche multiplication. As indicated by Eq. *(A24)*, the breakdown voltage is determined by the doping tion lifetime, and the depletion-layer width *w*. Then conditions. For a *p*-*n* junction with 1 kV capability, the impurity concentration in the *n* material should not be higher than about 2×10^{14} cm⁻³.

We can neglect the built-in voltage V_d at sufficiently high re-
verse voltage V_R . (By definition, V_R is positive in negative di-
rection, V_R is positive in negative di-
rection, V_R is approximately proportional increases approximately with the square root of V_R . Further m ore, both of these current components increase drastically with temperature since n_i , and thus p_{n0} and n_{p0} , increases where c_1 and c_2 are constants that can be derived from Eqs. (particle in the perature [Eqs. (10) and (11)]. The
(A25), (10), and (11).
At very high V_R , however, the electric field within the interesting inner and Eq. (14) will then be temperature dependent in such a way
ionization. The incident particle flow will then be amplified
by the multiplication factor M :
will be needed to gain sufficient kinetic energy of the carriers for impact ionization. Typically, I_R increases by a factor of 1000 from 25 $^{\circ}$ to 125 $^{\circ}$ C, while V_{BD} increases with about 0.1%/ C. Figure 7(c) illustrates reverse *I–V* characteristics of a diode at different temperatures when taking all the previously

field: however, implies that we can disregard self-heating effects; that is, the voltage pulses must be sufficiently short and of low repetition rate. Otherwise thermal runaway due to currents in bulk or edge-region imperfections may damage the where *a* and *b* are empirically determined constants. In case diode. Furthermore, catastrophic failures due to cosmic-ray- α_{eff} is high enough, that is, when V_R and thus *E* is sufficiently induced local avalanche in the depletion region may be sig-
high (about 2×10^5 V/cm), the ionization integral approaches inficant in long-term 100 FIT reliability requirement (1 FIT = 1 failure per 10^9 hours of operation time) at high dc reverse voltage will require appropriate design, resulting in slightly higher losses than for a low-dc device.

Additional Comments. In the preceding treatment of reverse-bias formulas, we did not consider possible deteriorating effects due to edge conditions. We can disregard such effects, however, for instance, when using an edge contour according to Fig. 2(a). We did also presuppose a diode structure with abrupt *p–n* junctions. In practical power diodes, however, *p–n* junctions are formed by diffusion processes, thus resulting in slowly decreasing diffusion profiles. Deeply diffused junctions may be considered linearly graded at low voltages, but at higher voltages the abrupt junction is the preferred approximation.

In forward-biased power diodes, the diode formula given before [Eq. (10)] is not valid at practical current levels. Instead, we need to consider high-injection conditions for diodes **Figure 9.** Diode current and voltage in different operating states.
In forward conduction, as we will do in detail in the next sec-
Forward conditions are in

THE POWER DIODE IN HIGH INJECTION

As we have seen in the previous section, a high reverse-volt-
age capability of a power diode requires that at least one of
the bulk regions is lightly doped to avoid voltage breakdown.
Furthermore, this region must be su constitutes a p^+ – p – n – n^+ structure, as is shown in Figs. 3(b)

Figure 8. Elementary diagram of a conducting $p^+ - p - n - n^+$ ode in steady state. The plasma of injected holes and electrons floods

recovery

Forward conditions are indicated by the subscipt f or F and reverse tion on power diodes. conditions by r or R. The reverse-recovery charge Q_r equals the screened area. The reverse-recovery time t_{rr} is also indicated.

constitutes a $p^+-p-n-n^+$ structure, as is shown in Figs. 3(b)
and 8. Thin but heavily doped emitter layers next to the metal
and 8. Thin but heavily doped emitter layers next to the metal
contacts provide injection of bot rent I_{rr} and the peak reverse voltage V_{RM} . For line-commutated high-voltage diodes, the (steady-state) forward voltage V_F is in the range of 0.7 V to 2 V, and the forward-recovery effect is negligible. In reverse recovery, however, we must take the reverse-recovery charge Q_r into account although I_{rr} will be much lower than the forward current I_F . At very fast switching, on the other hand, the peak forward-recovery voltage V_{fr} at turn-on may amount to 100 V or more and I_{rr} may be even larger than I_F . We dealt with the low-injection physics of the reverse-blocking state in the previous section. Diode switching and conduction, however, are high-injection phenomena that we now will study in this section on the power diode.

High-injection conditions prevail when the concentration of carriers is higher than that of the impurities. This can be accomplished by injection from the emitters or by optical car rier generation. Furthermore, at pronounced high-injection levels the impurity concentration is negligible in comparison with the carrier concentration. Therefore, we can omit the p the deep *p* region and the *n* base completely. and *n* subscripts we have used in low injection since the im-

of (a) carrier lifetime and (b) carrier mobility. At high-injection levels, tion layer in this case. First, we again assume that we can

tion, charge neutrality requires that the concentrations of holes and electrons are approximately equal. The concentrations Δ*p* = *p* − *p*₀ and Δ*n* = *n* − *n*₀ of the injected carriers *n_p*(−*w_p*) = $\frac{n(w_n)^2}{N}$ themselves, however, will be exactly equal. Thus

$$
p \approx n \tag{15}
$$

where $p,n \geqslant net$ concentration of ionized impurities and

$$
\Delta p = \Delta n \tag{16}
$$

Impact of High-Level Injection on Physical Properties. In high injection, the increased amount of carriers affects the behavior of physical properties such as carrier lifetime and mobil- Since the emitter is heavily *p*-doped, we can neglect n_{p0} as ity. Figure 10 sketches how these properties depend on injection level. Recombination by traps (deep centers) becomes less (19) and insertion of the electron concentration $dn_p(-w_p)/dx$ likely at high injection levels, and the carrier lifetime in- close to the depletion layer into Eq. (8), we finally obtain creases to a constant high-injection carrier lifetime $\tau_{h} = \tau_{p} + \tau_{p}$ τ_n , where τ_n and τ_n are the minority-carrier lifetimes in *n*- and *p*-type silicon, respectively. The detailed properties of the dominating recombination center will determine the relationship between τ_p and τ_n ; for electron-irradiated silicon τ_n is In this formula, we have replaced the part that contains physabout $3\tau_p$, leading to $\tau_h \approx 4\tau_p$. At very high injection levels ical and structural properties of the emitter by a design-de- $(p \geq 10^{17}$ cm⁻³) the carrier lifetime decreases again due to the

dominating influence of Auger recombination. The hole and electron mobilities μ_n and μ_n , in turn, decrease rapidly above injection levels of about 10^{15} cm⁻³ because of the enhanced carrier–carrier scattering effect. Analytical expressions for the dependence of carrier lifetime and mobility on injection level in the high-injection regime are available as well as the temperature dependence of these properties (5–7).

Emitter Recombination. Consider the forward-biased onesided abrupt *p* –*n* junction in Fig. 11. (The designation *p* –*n* implies that $N_A \ge N_D$. We omit the deeply diffused *p* region for the sake of simplicity.) This junction represents the anode emitter of a diode. The emitter injects holes into the *n* base, and the electron concentration in the same region increases correspondingly by injection from the cathode emitter. This, in turn, results in a net flow of electrons leaving the *n* base and entering into the p^+ emitter. At very low forward bias [Fig. 11(a)], low-injection conditions will prevail in the *n* base. The minority-carrier (electron) concentration in the p^+ emitter will then be very low and thus its gradient, too. The associated electron current I_n will therefore also be very low [Eq. (8)] and negligible compared with the hole current I_p . Neglecting recombination in the depletion layer, the injection efficiency γ , that is, the fraction of current carried by holes injected from the p^+ emitter, is

$$
\gamma = \frac{I_p}{I} = 1 - \frac{I_n(w_n)}{I} \approx 1 - \frac{I_n(-w_p)}{I}
$$
 (17)

Hence, in low injection, γ will be close to unity.

high-injection conditions in the *n* base [Figs. 11(b) and 11(c)], **Figure 10.** Schematic illustration of the injection-level dependence and let us calculate the electron current through the deple-
of (a) carrier lifetime and (b) carrier mobility. At high-injection levels, tion layer in t Auger recombination will substantially reduce the carrier lifetime.
The mobility is reduced by carrier-carrier scattering.
thus $I_n(w_n) \approx I_n(-w_n)$. Then, since low injection still prevails in the emitter, $I_n(-w_n)$ can be calculated using low-injection formulas. From Eqs. (A27) and (A28) we obtain (approxi-
purity concentration is practically not visible. In high injec-
 $p_1(x) = (x^2 - 2x^2)^{n-1}$ $p(w_n)n(w_n) = n(w_n)^2$

$$
n_p(-w_p) = \frac{n(w_n)^2}{N_A} \tag{18}
$$

Using Eqs. (2) and (4) we obtain the electron distribution in the $p^{\scriptscriptstyle +}$ emitter:

$$
n_p(x) = n_{p0} + \left(\frac{n(w_n)^2}{N_A} - n_{p0}\right) \frac{\sinh\left(\frac{d_p + x}{L_n}\right)}{\sinh\left(\frac{d_p - w_p}{L_n}\right)}\tag{19}
$$

compared with the term $n(w_n)^2/N_A$. After differentiation of Eq. $I_n(w_n)$, the so-called emitter recombination current:

$$
I_n(w_n) = qAhn(w_n)^2 \tag{20}
$$

pendent quantity h , the so-called h parameter. For practical

Figure 11. One-sided abrupt p^+ -n junction in forward bias. Distribution of hole concentration *p* and electron concentration *n* in (a) low-injection and (b) high-injection conditions at the *n* side. (c) Hole current I_n and electron current I_n in high-injection conditions.

high-power diodes *h* amounts to 1×10^{-14} cm⁴/s to 2×10^{-14} *N*_D in the middle region of width *W*. The locations 0⁻ and 0⁺ tion current can also be described in terms of the saturation current for the p^+ –n junction (9). Notice that the minorityhigh impurity concentration.

At high-injection conditions in the bulk of the diode, the emitter-recombination current represents a substantial part of the total diode current. The emitter efficiency may then decrease considerably as we see in the following example. Let us assume that the current density is 100 A/cm2 and the concentration of carriers in the bulk, close to the emitter, amounts to the reasonable value of 10^{17} cm⁻³. Then, with $h =$ 2×10^{-14} cm⁴/s, Eqs. (17) and (18) give $\gamma = 0.68$. Hence, as much as 32% of the hole current emerging at the metal contact will disappear by recombination in the emitter; the remaining 68% only will contribute to the charge buildup in the bulk of the diode. Furthermore, the emitter-recombination current increases by the square of the carrier concentration at the boundary W_n . Thus the emitter recombination, together with the previously mentioned Auger recombination and carrier–carrier scattering, will strongly counteract the enhancement of carrier concentration at very high currents. The carrier concentration will therefore hardly exceed 10^{18} cm⁻³ even in surge-current conditions (10).

Forward-Biased Emitter Junctions in High Injection. Consider the foward-biased diode structure in Fig. 8. As illustrated in the figure, injected carriers will completely flood the middle region, that is, the region between the two emitters. Therefore, all three junctions are forward-biased. Let as assume that the impurity concentration in the deep *p* region is considerably lower than the injection level. Then, detailed calculations show that we can approximate such a structure by a p^+ –*n*–*n*⁺ diode [or even by an imaginary p^+ –*i*–*n*⁺ $p - n$ divided to the by an imaginary $p - i - n$ divide,
where *i* stands for an intrinsic (undoped) semiconductor] from
the on-state voltage point of view (11). Figure 12 shows an tration of injected carriers is $p(0^+)$ at t elementary diagram of a simplified diode structure with impurity concentrations N_A^* and N_D^* in the emitter regions and the right-hand border, respectively, of the junction depletion layer.

 $\rm cm^{4}/s$ (8). The quadratic expression for the emitter recombina- represent the depletion-layer boundaries at the anode side and W^- and W^+ the boundaries at the cathode side. We can now from Eqs. (A23) and (A27) calculate the externally apcarrier diffusion length in the emitter is very short since both plied voltage V_{a0} required to maintain the carrier concentrathe carrier lifetime and the mobility are very small due to the tion in the middle region, close to the anode, at the level $p(0^+)$. [Notice that Eqs. (A27) and (A28) are valid in high injection, too.] Since $p_n(0^-) \approx N_A^+$, we get

$$
V_{a0} = \frac{kT}{q} \ln \frac{p(0^+)N_{\rm D}}{n_i^2}
$$
 (21)

log(concentration)

 d^+ diode, **Figure 12.** Elementary diagram of a p^+ - n - n^+ cathode side. The superscripts $+$ and $-$ indicate the left-hand and

A similar consideration for the $n - n^+$ iunction vields the exterclose to the cathode at the level $p(W)$: thermal equilibrium value p_0 in this high-injection case):

$$
V_{\text{aw}} = \frac{kT}{q} \ln \frac{n(W^-)}{N_{\text{D}}}
$$
\n
$$
(22)
$$
\n
$$
\frac{dj_p}{l}
$$

Above, we focus on the concentration of injected holes from the anode [Eq. (21)] and injected electrons from the cathode

[Eq. (22)]. These equations show that we must apply the ex-

ternal voltages V_{a0} and V_{aW} across the emitter junctions to in-

crease these concentratio beinal voltages v_{a0} and v_{aW} across the emitter junctions to in-
crease these concentrations from their thermal equilibrium
values $p_{n0} = n_i^2/N_D$ and $n_{n0} = N_D$ to their high-injection values
diffusion longth *I* i values $p_{n0} = n_i^2/N_D$ and $n_{n0} = N_D$ to their high-injection values diffusion length L_a in high injection: $p(0^+)$ and $n(W^-)$. Let us in conclusion compare numerically the externally applied junction voltages at room temperature in pure low injection with a high-injection case using Eqs. (1) , (21) , and (22) . Assume (1) $p_n(0^+) = 10^{12}$ cm⁻³ and $p_n(W^-) =$ $p_{n0} = n_i^2/N_D$ (thermal equilibrium) in low injection, and (2) $p(0^+) = 10^{17}$ cm⁻³ and $n(W^-) = 7 \times 10^{16}$ cm⁻³ in high injection. $L_a = \sqrt{D_a \tau_h}$ $\text{For } N_{\text{\tiny D}} = 10^{19} \text{ cm}^{-3}, \text{ we get the applied voltages } V_\text{\tiny a0} = 0.280 \text{ V}$ and $V_{aw} = 0$ V in low injection, and $V_{av} = 0.579$ V and $V_{aw} =$ 0.230 V in high injection, thus, as expected, high-injection we finally obtain the ambipolar diffusion equation in a very conditions lead to considerably higher applied voltages than simple form: in low injection. We can also see that the sum of the externally applied junction voltages is about 0.8 V in high injection. This sum will not change substantially with injection level due to the logarithmic nature of the voltage formulas; in fact, when changing the injection level by an order of magnitude, the voltage sum will not change more than 60 mV. From **Forward Steady-State Operation**
Eqs. (21) and (22) we can also see that the voltage sum is
independent of the impurity concentration level in the middle The term independent of the impurity concentration level in the middle

$$
V_{\rm a0} + V_{\rm aW} = \frac{kT}{q} \ln \frac{p(0^+)n(W^-)}{n_i^2}
$$
 (23)

This formula is exactly the same as what can be obtained for steady state. –*i*–*n* structure (12).

The Ambipolar Diffusion Equation. The diffusion equations **Injection in the Middle Region.** Figure 12 illustrates the hy-
(A18) and (A19) are very instrumental for calculation of mi-
perholic shape of the curve that repr (A18) and (A19) are very instrumental for calculation of mi-
nority-carrier distributions under low injection [Eqs. (3) and
rier concentration. Assuming that D and L are constant nority-carrier distributions under low injection [Eqs. (3) and rier concentration. Assuming that D_a and L_a are constant (4)]. Let us therefore derive a similar expression valid under throughout the middle region. Eq. (4). Let us therefore derive a similar expression valid under throughout the middle region, Eq. (29) can easily be solved: high injection. The carrier concentrations are in this case such high that we cannot neglect the drift components of the *transport equations. Furthermore, both types of carriers con*tribute to the diffusion process at the same location. The hole and electron equations, however, relate to each other through the electric field E . From charge neutrality, that is, $p +$ $N_{\text{D}} = n$, we get $p \approx n$ and $dp/dx =$ total current density $j = j_p + j_n$ will be

$$
j = q(\mu_n + \mu_p) pE + q(D_n - D_p) \frac{dp}{dx}
$$
 (24)

The electric field E can be eliminated from Eq. (24) by using the transport equation (A7). Then, by use of Einstein's relationships (A14) and (A15), we obtain

$$
j = \frac{D_n + D_p}{D_p} j_p + 2q D_n \frac{dp}{dx}
$$
 (25)

For elimination of the hole current j_p , we use the continuity nally applied voltage V_{aw} required to maintain the injection equation for holes, Eq. (A11), in steady state (we neglect the

$$
\frac{d j_p}{dx} = -\frac{q}{\tau_h} p \tag{26}
$$

$$
D_{\rm a} = \frac{2D_n D_p}{D_n + D_p} \tag{27}
$$

$$
L_{\rm a} = \sqrt{D_{\rm a} \tau_{\rm h}}\tag{28}
$$

$$
\frac{d^2p}{dx^2} = \frac{p}{L_a^2} \tag{29}
$$

region: time constant for changes in the terminal conditions is much longer than the carrier lifetime. Such a situation applies, for instance, for a forward-conducting power diode in line-frequency operation. In this section, we will study current and terminal voltage conditions for a forward-conducting diode in

$$
p(x) = p_0 \cosh \frac{x - x_0}{L_a} \tag{30}
$$

where (p_0, x_0) is the location of the minimum concentration. $N_{\text{D}} = n$, we get $p \approx n$ and $dp/dx = dn/dx$. We assume, for the We can see that $p(x)$ is symmetrical around x_0 and that it sake of simplicity, that *p* exactly equates *n*. By adding the increases monotonously for $x \neq x_$ sake of simplicity, that *p* exactly equates *n*. By adding the increases monotonously for $x \neq x_0$. The values of p_0 and x_0 are transport equations (A7) and (A8) for the hole current den-determined by the injectio transport equations (A7) and (A8) for the hole current den-
sity j_p and the electron current density j_p , respectively, the conditions in turn are determined by the total current and conditions, in turn, are determined by the total current and the emitter recombination as well.

The stored charge Q_m of holes in the middle region is

$$
Q_{\rm m} = qA \int_0^W p(x) \, dx \tag{31}
$$

According to the charge control equation (A20), Q_m is proportional to hole current flowing into the middle region minus the hole current that flows out at the same time. With the

 Figure 13. Schematic illustration of the recombination contributions to the diode current I_F . The components I_1 and I_r recombine in the $0.62I_F$ at 10 A/cm⁻ and (2) $I_1 + I_r = 0.86I_F$ at 100 A/cm⁻.
anode and cathode emitters, respectively, while I_m recombines in the Thus this re middle region. (a) Hole current $I_p(x)$ and electron current $I_n(x)$ emitter recombination will be predominant at high current *throughout the structure.* (b) The diode current *starting* as a hole levels. throughout the structure. (b) The diode current, starting as a hole current at the anode contact, gradually changes into an electron current on the course towards the cathode. The voltage drop components
 V_1 , V_m , and V_r are also indicated in the figure.
 V_2 , V_m , and V_r are also indicated in the figure.

which the subscript I denotes conditions at $x = 0^+$ and r at age V_1 across the p

$$
I_{\mathcal{F}} = I_1 + I_{\mathcal{m}} + I_{\mathcal{r}} \tag{32}
$$

eral, the subscripts l and r indicate the left and right side emitters, respectively.) This recombination behavior is fur-
function will then be ther illustrated in Fig. 13(b). Equation (A20) gives

$$
I_{\rm m} = \frac{Q_{\rm m}}{\tau_{\rm h}}\tag{33}
$$

the other current contributions become (*^b*

$$
I_1 = qA h_1 p_1^2 \tag{34}
$$

$$
I_{\rm r} = q A h_{\rm r} p_{\rm r}^2 \tag{35}
$$

where h_1 and h_r are the *h* parameters at the anode and cathode emitter, respectively. [Equation (35) can be derived analogously to Eq. (34).]

We can see from Eqs. (30) and (31) that p_1 and p_r would change proportionally to Q_m . I_1 and I_r will therefore increase much faster with the total current I_F than I_m will do, and thus the emitter recombination will be predominant at higher currents. Let us illustrate this fact by a numerical example, assuming that $h_1 = h_r = h$. We can derive the relationship between I_m and I_F by solving Eqs. (30) to (35). After some (rather cumbersome) elimination procedures we obtain

$$
I_{\rm F} = I_{\rm m} + \frac{h \tau_{\rm h}^2}{2qAL_{\rm a}^2}
$$
\n
$$
\left[\coth^2 \left(\frac{W}{2L_{\rm a}} \right) + \left(\frac{b-1}{b+1} \right)^2 \frac{I_{\rm F}^2}{[I_{\rm m} + (h \tau_{\rm h}^2/qAL_{\rm a}^2)I_{\rm m}^2]^2} \right]
$$
\n
$$
\tanh^2 \left(\frac{W}{2L_{\rm a}} \right) \left] I_{\rm m}^2 \quad (36)
$$

where

$$
b = \frac{\mu_n}{\mu_p} = \frac{D_n}{D_p} \tag{37}
$$

Equation (36) might look complicated, but it contains many quantities that can be considered constant for each specific calculation. Using the following realistic values for a highvoltage power diode, $h = 2 \times 10^{-14} \text{ cm}^4\text{/s}, \tau_{\text{h}} = 50 \text{ }\mu\text{s}, b = 2.8,$ $L_{\rm a}$ = 250 μ m, and *W* = 500 μ m, we can find (1) $I_{\rm l}$ + $I_{\rm r}$ = to the diode current I_F . The components I_1 and I_r recombine in the $0.62I_F$ at 10 A/cm² and (2) $I_1 + I_r = 0.86I_F$ at 100 A/cm².

 $-n-n^+$ diode (Fig. 12) when we calculate the forward voltage V_F . In Fig. 13(b) commonly accepted designation rules used in Fig. 13, in we can see that V_F comprises (1) the externally applied volt- τ and r at – age V_1 across the p^+-n junction, (2) the voltage drop V_{m} across $x = W$, the total diode current *I_F* can be divided into three the middle region, and, finally, (3) the externally applied voltparallel branches: qV_r across the $n-n^+$ junction. To calculate the respective voltage contributions, we need to know the detailed shape of *I*che carrier distribution in the middle region. Equation (30) cannot be easily used for this purpose since we do not know where I_1 is the current that recombines in the anode emitter, the minimum point (p_0, x_0) . Instead, we can solve the ambipo-
 I_m in the middle region, and I_r in the cathode emitter. (In gen-lar diffusion equation (*Iar diffusion equation* (29) differently using the boundary con $p = p_1$ and $p(W^-) = p_r$. The carrier concentration

$$
I_{\rm m} = \frac{Q_{\rm m}}{\tau_{\rm a}} \qquad (33) \qquad p(x) = \left(p_{\rm 1} \sinh \frac{W - x}{L_{\rm a}} + p_{\rm r} \sinh \frac{x}{L_{\rm a}}\right) / \sinh \frac{W}{L_{\rm a}} \qquad (38)
$$

Thus, in high injection, the stored charge is proportional to
the current. We will now use the
the current component I_n that recombines in the middle re-
recombination formulas (34) and (35) to solve p_1 and
cion noth the carrent component I_{m} and recombines in the initiate response P_r as functions of the diode current I_F . Then we need to know I_1 and I_r depend on I_F . First, with $j_p = I_F/A$ and $D_n =$ $(b + 1)D_{\rm s}/2Eq.$ (25) reads

(39)
$$
I_{\mathbf{F}} = (1+b)I_p + q(b+1)AD_a \frac{dp}{dx}
$$

Then, derivation of Eq. (38), insertion in Eq. (39), and use of We can express $E(x)$ in terms of forward current and hole con- $= I_F - I_1$ result in

$$
I_1 = \frac{b}{b+1} I_F + \frac{qAD_a}{L_a} \left(-p_1 \coth \frac{W}{L_a} + \frac{p_r}{\sinh \frac{W}{L_a}} \right) \tag{40} \qquad E(x) = \frac{1}{qA(\mu_n + \mu_p)p} I_F - \frac{kT}{q} \frac{b-1}{(b+1)p} \frac{dp}{dx} \tag{49}
$$

$$
I_{\rm r} = \frac{1}{b+1} I_{\rm F} + \frac{qAD_{\rm a}}{L_{\rm a}} \left(\frac{p_{\rm 1}}{\sinh \frac{W}{L_{\rm a}}} - p_{\rm r} \coth \frac{W}{L_{\rm a}} \right) \tag{41}
$$

Finally, from Eqs. (34) , (35) , (40) , and (41) we can find the relationships between p_1 , p_r , and I_F : and *I_F*: and *I_F*: and *I_F*: and *I_F*: and *P* and *I_F*: and *I_F*:

$$
p_1 = \frac{D_a}{2hL_a}
$$

\n
$$
\left(-\coth \frac{W}{L_a} + \sqrt{\coth^2 \frac{W}{L_a} + \frac{4b}{b+1} \frac{h\tau_h}{qAD_a} I_F + \frac{4hL_a}{D_a} \frac{p_r}{\sinh \frac{W}{L_a}}}\right)
$$
\n
$$
(42)
$$

$$
p_{\rm r} = \frac{D_{\rm a}}{2hL_{\rm a}}
$$

$$
\left(-\coth \frac{W}{L_{\rm a}} + \sqrt{\coth^2 \frac{W}{L_{\rm a}} + \frac{4}{b+1} \frac{h\tau_{\rm h}}{qAD_{\rm a}} I_{\rm F} + \frac{4hL_{\rm a}}{D_{\rm a}} \frac{p_{\rm l}}{\sinh \frac{W}{L_{\rm a}}}}\right)
$$
(43)

As in Eq. (36), most terms and factors in Eqs. (42) and (43) are constants. We can therefore easily calculate p_1 and p_r for each I_F , for instance, by numerical methods (12).

$$
V_{\rm F} = V_1 + V_{\rm r} + V_{\rm m} \tag{44}
$$

$$
V_{\rm l} = \frac{kT}{q} \ln \frac{p_{\rm l} N_{\rm D}}{n_{\rm i}^2} \eqno{(45)}
$$

$$
V_{\rm r} = \frac{kT}{q} \ln \frac{p_{\rm r}}{N_{\rm D}}\tag{46}
$$

$$
V_1 + V_r = \frac{kT}{q} \ln \frac{p_1 p_r}{n_i^2}
$$
 (47)

applied voltages across the junctions is independent of the ward voltage will then be positive $(V_F$ increases with tempera-
impurity concentration as long as high-injection conditions ture) at current levels above the cro impurity concentration as long as high-injection conditions apply. inversion point). This behavior is particularly desirable to ob-

The third term in Eq. (44) follows from integration of the tain good current sharing when paralleling diodes. electrical field $E(x)$:

$$
V_{\rm m} = \int_0^W E(x) \, dx \tag{48}
$$

centration using Eq. (24) and, for simplification of the second term, Eqs. (A14), (A15), and (37):

$$
E(x) = \frac{1}{qA(\mu_n + \mu_p)p} I_F - \frac{kT}{q} \frac{b-1}{(b+1)p} \frac{dp}{dx}
$$
 (49)

Analogously, for the recombination current *I*, we obtain Thus we realize that V_m comprises two parts: (1) an ohmic term V_{res} that is based on the resistivity, Eq. (A22), of the middle region in high injection,

$$
V_{\rm res} = \frac{I_{\rm F}}{A} \int_0^W \frac{1}{q(\mu_n + \mu_p)p} \, dx \tag{50}
$$

is independent of current,

$$
V_{\text{DB}} = -\frac{kT}{q} \int_0^W \frac{b-1}{(b+1)p} \frac{dp}{dx} dx = \frac{kT}{q} \frac{b-1}{b+1} \ln \frac{p_1}{p_r} \qquad (51)
$$

where, as an approximation, we have assumed that the ratio $\begin{pmatrix}\n\overline{W} \\
\overline{W} \\
\overline{L}_a\n\end{pmatrix}$ where, as an approximation, we have assumed that the ratio $(b-1)/(b+1)$ is constant throughout the whole middle region. Since *b* always is larger than unity in silicon, the Dember voltage is positive when p_l , as usually is the case, is larger than p_r . The Dember effect will therefore normally increase the forward voltage. For ordinary diodes, however, this contribution is small $(<10 \text{ mV})$. In contrast, by purposely reducing the anode emitter efficiency the Dember effect can be used to reduce the forward voltage for very thin diodes. $\begin{pmatrix} 1 & 0 & 0 \\ 0 & 0 &$

From Eqs. (47), (50) and (51), the final forward voltage formula will be

$$
V_{\rm F} = \frac{kT}{q} \ln \frac{p_1 p_{\rm r}}{n_i^2} + \frac{I_{\rm F}}{A} \int_0^W \frac{1}{q(\mu_p + \mu_n)p} \, dx + \frac{kT}{q} \frac{b-1}{b+1} \ln \frac{p_1}{p_{\rm r}} \tag{52}
$$

As mentioned before and indicated in Fig. 13(b), three From above, in normal high-injection conditions the first term terms contribute to the forward voltage:
is rather constant (\approx 0.8 V) and the last term is negligibl middle term. This contribution, however, is not directly pro-We can obtain the first two terms, and the sum of them, from
Eqs. (21) to (23):
Eqs. (21) to (23):
Eqs. (21) to (23):

ing into account the injection-level dependence of mobilities and carrier lifetime, we can calculate the forward characteristic using Eqs. (38) , (42) , (43) and (52) . Furthermore, we can also calculate the forward characteristics for different temperatures. While the *h* parameter can be considered independent of temperature (13), the carrier lifetime increases with temperature and the mobilities decrease. Either temperature effect will dominate depending on the current level, which explains why the characteristics may cross each other as Thus, as already pointed out before, the sum of the externally illustrated in Fig. 14. The temperature coefficient of the for-
applied voltages across the junctions is independent of the ward voltage will then be positive

Dynamic Conditions

We briefly covered switching between reverse-blocking and forward-conducting states of a diode in the description of the

current and voltage by physical processes inside the diode. will constitute a substantial part of the steady-state value. The current–voltage relationship for practical devices, how- The shape of the carrier distribution at this moment largely ever, cannot be derived analytically as was done in the determines the turn-off transients in the following reversesteady-state case. We will therefore return to this issue in the recovery process. This carrier distribution, in turn, depends modeling section.

Forward Recovery. The emitters will, in forward recovery, increasingly inject carriers until steady-state conditions are reached. In this process, the diode current at first conducts mainly through majority carriers, thus exhibiting a substantial terminal voltage if the forward current rate of rise di_F/dt is high; see Fig. 15(a). After some time, high injection gradually develops starting from the anode side (time t_1). The electric field in the low-injection region, however, may remain considerably high. The minority-carrier current in that region will therefore be due to both diffusion and drift in this time regime (14). In the very beginning, the forward voltage rises steeply with current. Then the voltage increase will slow down since the conductance of the device increases by injection. Therefore, the voltage exhibits a peak V_f at the time t_2 ; then it gradually decreases (time t_3) until it reaches the steady-state level at time *t*4.

The time-dependent distribution of injected carriers, as well as the shape of the forward current pulse, determines the forward voltage transient. We can arrive at a relationship between hole current density and carrier distribution by using the same method as when deriving Eq. (25), but keeping $p + N_{\rm D} = n$:

$$
j_p = \frac{p}{bN_{\rm D} + (b+1)p} j - \frac{b(N_{\rm D} + 2p)}{bN_{\rm D} + (b+1)p} q D_p \frac{dp}{dx}
$$
(53)

This general equation is valid under all injection conditions, even at medium injection. In low injection and in high injection, as well, it simplifies to the usual transport equations for holes: **Figure 15.** Elementary diagram of a power diode in dynamic condi-

$$
j_p = -qD_p \frac{dp}{dx}
$$
 (low injection) (A9)

$$
j_p = \frac{1}{b+1} j - qD_a \frac{dp}{dx}
$$
 (high injection) (54)

Notice that Eq. (54) follows from Eq. (39). In principle, we can treat Eq. (54) in a similar way as we used for Eq. (25) in steady state, but the diffusion equation will now include a time-dependent term. This will complicate solving the resulting diffusion equation, even if we neglect the recombination term in this fast turn-on transient. Another way is to approximate the carrier distribution by simple functions and then make use of the charge control Eqs. (A20) and (A21). However, independently of how we obtain the time-dependent distributions of the carrier concentration and the electric field, the forward voltage can be calculated by integrating the electric field and adding the applied junction voltages.

Reverse Recovery. In Fig. 9, we assume that the conducting **Figure 14.** Realistic forward characteristics of a power diode at room period ends by commutation, that is, by forcing the current temperature (RT) and high temperature (HT). I_F is the current and V_F the voltage. The and the charge Q_m in the middle region will not vanish in operation sequence shown in Fig. 9. In the following we will pace with the declining current; see Fig. 15(b). Instead, the explain principles of the transient behavior of the terminal remaining charge at the current zero-crossing point $(t = t_1)$

tions. Current and voltage transients and the corresponding hole distribution in (a) forward recovery and (b) reverse recovery. Forward current and voltage are i_F and v_F , respectively, while the corresponding reverse quantities are i_R and v_R (positive in the reverse direction). In (b), t_2 is omitted in the left figure and t_4 in the right figure for clarity.

accomplish removal of charges throughout the whole reversethe stored excess charge at current zero crossing minus the cuit conditions, will then determine the resulting current–

dient of the carrier distribution follows from Eq. (54):

$$
\frac{dp}{dx} = \frac{1}{qD_a} \left(\frac{1}{b+1} j - j_p \right) \tag{55}
$$

 $x = x_1$ of the remaining charge: (1) At positive current, the shrinks correspondingly. sum within the large parentheses is negative; thus the gradi- From the preceding description we can conclude the followent will be negative. (2) At current zero crossing, the gradient ing: (1) The carrier lifetime affects the reverse recovery in two will be zero, provided we can neglect emitter recombination. respects, namely, in determining the excess charge at current $(Otherwise, j_p = -j_n = -qhp_1^2)$ current is negative $(i_R$ is positive), all current to the left of the the following recovery process. A high carrier lifetime is favorborder consists of hole current since no electrons are available able for conduction, but the recovery charge Q_r and, consethere, thus $j_p = j =$

Analogously, the gradient at the right border $x = x_r$ is positive before $t = t_1$ and, when neglecting emitter recombination $(j_p = 0)$, negative afterwards. Thus, Eq. (54) gives, from current zero crossing and further on, the gradients of the carrier ized lifetime reduction or optimized emitter design (see the concentration curve at the borders: section entitled "Advanced Designs" later). (2) The doning of

$$
\left. \frac{dp}{dx} \right|_{x=x_1} = \frac{1}{qAD_a} \frac{b}{b+1} i_{R}, \qquad t \ge t_1
$$
 (56)

$$
\frac{dp}{dx}\bigg|_{x=x_{r}} = -\frac{1}{qAD_{a}}\frac{1}{b+1}i_{R}, \qquad t \ge t_{1}
$$
 (57)

We can observe from Eqs. (56) and (57) that the concentration niques are utilized, a so-called soft reverse recovery without curve is a factor of *b* steeper at the anode side due to the sharp voltage transients requires a sufficiently heavy doping difference in hole and electron mobilities. The anode emitter of the *n* region. junction, even in the simplified structure in Fig. 12, will therefore be cleared before the cathode emitter in the reverse- **Diode Modeling** recovery process.

After clearing the p^+ - p junction at $t =$ moves inwards and the concentration gradients becomes

on the preceding steady-state conditions and on the current tration curve becomes still steeper. Formulas like the charge ramp between the time points t_0 and t_1 . Therefore we must control Eqs. (A20) and (A21) and Eqs. (55) and (A25) will conconsider what is going on inside the diode already from the trol the detailed internal relationships among (1) charge exvery onset of the current commutation. Before the current traction and carrier recombination, (2) shape of the remaining zero crossing, the emitters are still injecting, but then, since excess charge, and (3) reverse voltage of the depletion layer. the current reverses its direction, the reverse current i_R At high reverse currents, however, the holes flowing through makes holes flow to the anode and electrons to the cathode. the depletion layer will provide an appreciable positive charge Thus this reverse current extracts carriers from the borders that adds to that of the impurity ions [Eq. (A13)]. This, in of the excess charge region. Additionally, the ongoing carrier turn, may substantially reduce the width of the depletion recombination simultaneously reduces *Q*^m all over the highly layer. Consequently, the electric field increases, thus imposinjected region. Hence both extraction and recombination will ing the risk of carrier multiplication and a subsequent dynamic avalanche (16). In the case of clearing the $n-n^+$ juncrecovery phase. The extraction part equates the charge that tion, too, we must also consider the ohmic voltage drop in the passes the terminals, while the recombination part is not ob- quasineutral region close to the cathode emitter. The internal servable from outside. Hence the recovery charge Q_r equates relationships described before, together with the external cirrecombination part. voltage transients. In the case of the inductive load shown in We can assume approximately high-injection conditions Fig. 9, the rate of rise of the reverse current decreases when within the whole region of remaining charge; hence, the gra- the diode takes over voltage from the series inductor. At $t =$ t_4 , v_R equates the circuit voltage, thus $di_R/dt = 0$. Then, during the subsequent voltage overshoot, the reverse current decreases rapidly accompanied by a corresponding decrease of the gradient of the carrier distribution. The reverse voltage reaches its maximum V_{RM} at $t = t_5$, and then it decays to the Let us consider the sign of the gradient at the *p*-side border steady-state value V_R (time t_6) while the depletion layer

> zero crossing as well as the carrier recombination throughout quently, the turn-off loss will be high. On the other hand, the lower lifetime that is required for a fast switching diode leads to high conduction losses. The trade-off between V_F and for instance Q_r can be improved by special techniques as localsection entitled "Advanced Designs" later). (2) The doping of the *n*-type middle region is essential for the diode behavior in reverse recovery. For an ideal punch-through structure, the reverse voltage would not increase noticeably until the depletion layer reaches the *n* buffer at the cathode side. This, in turn, would not happen until the whole middle region is cleared of excess charge, which may result in a very sharp (snappy) turn-off. Therefore, unless sophisticated design tech-

Modeling of different passive and active components is an essential part in development of modern electric and electronic steeper since i_{R} increases monotonously. The diode voltage, equipment. The power diode can be modeled in several ways however, remains positive since the $p^{\text{+}}-p$ and $n-n^{\text{+}}$ junctions with different degree of complexity depending on purpose: (1) still are forward-biased. At time t_3 , the combined carrier ex- We can use finite-element methods (FEM) based on the getraction and recombination have cleared the deep *p–n* junc- neric semiconductor equations and accounting for most of the tion of excess carriers, and the diode can start blocking. The relevant physical effects. This technique is accurate, but it is continuing removal of charge develops a depletion layer at the comparatively elaborate and time-consuming and it can junction that will support an increasing reverse voltage v_R . hardly go together with complicated external circuits. FEM Strictly speaking, in the case of diffused *p–n* junctions the simulation is therefore more adapted to detailed investigation voltage will go negative slightly before the reverse current of the diode itself than to circuit design. (2) For investigation clears the junction (15). As *i*_R continues to grow, the concen- of the physics involved in the interaction between diode and

Figure 16. Comparison of measured and simulated results of (a) forward characteristics of a power thyristor (a thyristor can be considered a diode in high injection) at room temperature, (b) forward recovery of a fast diode at room temperature (from Ref. 20), and (c) reverse recovery of a fast diode at high temperature (from Ref. 21). Measurements are boxes or solid lines, while simulations are dashed lines.

the diode will affect its terminal behavior in a specific exter- the diode. nal circuit (3). Finally, we can use a circuit simulator that has

ture (21): The temperature dependence of carrier lifetime and
mobilities are included in this example. The modeling tech-
nique here is the same as in the forward-recovery case. From The availability of commercial sources modeling using high-injection formulas may serve as a useful

ous sections, there is a strong correlation between blocking the location of low lifetime is shown for thyristors in (25).

external circuit, a circuit simulator that is programmable capability and power loss for a given silicon area. The reason with analytical expressions as the equations above can be for this is the thickness of the depletion layer, which invery useful. Then, depending on purpose or requested accu- creases with increased blocking capability. Traditional deracy, we can implement diode models of different complexity. signs use a triangular shape of the electric field versus axial Models for line-commutated diodes with high carrier lifetime dimension, as was shown in Fig. 4. With improved process may approximate the excess charge in the whole middle re- and design capabilities it has become possible to convert the gion by simple geometrical curves (17). In models for fast- triangle of the electric field to nearly a rectangle of same area, recovery diodes, however, it may be necessary to divide the that is, the same blocking capability (Fig. 17), which allows charged region into a fixed number of sections that adjust to reduce the silicon thickness significantly. Thus, a strongly themselves and move in pace with the entire region (18). Us- reduced conduction loss can be achieved. Further optimizaing this simulation technique, the the so-called rubber-band tion of the trade-off between conduction and switching loss method, we can, for instance, study how changes in design of leads to an additional improvement of the total power loss in

built in fieldlies for modeling the terminal behavior of a di-
noise from the comparations of a dial Carrier Lifetime Profiling. As mentioned earlier, most
or more generic models that need parameter inputs. These modern p

nique here is the same as in the forward-recovery case. From The availability of commercial sources for *high-energy ion*
the examples in Fig. 16 we can conclude that approximate *irradiation* (protons, He²⁺ ions) as wel the examples in Fig. 16 we can conclude that approximate *irradiation* (protons, He²⁺ ions) as well as powerful computer modeling using high-injection formulas may serve as a useful simulation has made it possible to des tool in circuit simulations. The improved loss relationships and soft recovery behavior (22– 24). In contrast to electron irradiation, high-energy ion irradi-ADVANCED DESIGNS **ADVANCED** DESIGNS **ADVANCED** DESIGNS **ations** can use the ion acceleration energy as an additional degree of freedom to control the depth of local lifetime reduc-Trade-Offs between Parameters of Electrical Capability **Example 1** tion. This opens a wide range of optimization opportunities, even by combining several irradiations with different dosages **Punch-Through Design.** As can be recognized in the previ- and energies. An interesting discussion of the effect of varying

Figure 17. Typical design of a punch-through diode, where the depletion layer "punches" through" to the *n* "buffer layer" profile, (a) as a cross section and (b) with the dopant profiles. If the area under the electric field, which is the applied external voltage, is the same as in a nonpunch-through diode, the silicon can be made thinner (compare 600 μ m in Fig. 19 and 450 μ m shown here), thus leading to smaller losses.

trade-off and switching softness is the optimization of emitter in IGBTs and GTOs than in diodes (29,30). efficiency. Whereas traditional emitters are very heavily doped and therefore very efficient, the emitter efficiency can
be reduced by laterally interrupting this heavy doping on part
of the surface area or by reducing the depth and doping con-**Planar Junction Termination.** In co of the surface area or by reducing the depth and doping conture of these ideas. Many different approaches have been pubimproving turn-off capability at somewhat deteriorated forter doping such that the reduced doping of most of the area heavily doped regions enable good surge-current capability

Low-Efficiency Emitters. Another concept to tailor loss ters'') is another alternative, but today it is more often used

centration of the emitter zone. Figure 18 gives a simple pic- tion termination techniques presented in the first part of this lished in this field. The main idea is to reduce the amount terminating in one of the large surfaces of the silicon slice. To of charge injected in the conducting state of the diode, thus avoid a large loss of blocking cap of charge injected in the conducting state of the diode, thus avoid a large loss of blocking capability in comparison with ward conduction. The self-adjusting *p*-emitter efficiency diode the surface. Several concepts have been used for this purpose. (SPEED) concept (26) utilizes this idea by tuning the *p*-emit-
ter doping such that the reduced doping of most of the area above the junction termination to model the shape of the elecis just sufficient for good stationary conduction but that the tric field lines. This technique is very sensitive to electric
heavily doped regions enable good surge-current capability charges deposited on the surface. In nevertheless. Comparisons and references on other low-effi- (32), ring-shaped zones of opposite doping are built into the ciency emitter concepts are given in Refs. 27 and 28. The idea junction termination region. This concept is sensitive to surof lightly doped and thin emitter profiles (''transparent emit- face charge as well, and it moreover requires a very accurate

Figure 18. Cross sections of diode doping with different anode concepts. (a) Standard design, (b) low *p*-emitter efficiency with SPEED concept, (c) low *p*-emitter efficiency using a transparent *p* emitter.

a structure is properly designed, it is less sensitive to surface rial. Additionally, techniques have to be further developed for charge and doning concentration than the preceding concents a reliable passivation of juncti charge and doping concentration than the preceding concepts a reliable passivation of junction terminations at very high
(34) and can reach breakdown voltages close to those of the operating temperatures. Another problem t (34) and can reach breakdown voltages close to those of the operating temperatures. Another problem that still needs to bulk. Today, this technique is often referred to as *junction*. be solved is a packaging technology ca bulk. Today, this technique is often referred to as *junction*the high temperatures allowable for SiC and exhibiting suffi-

ation layer techniques can solve only part of the problem: they temperature difference in a load cycle in a load cycle, as well as wel protect the junction termination on the silicon surface by providing freedom from dangerous mobile ions at the immediate silicon surface, but ions reaching the surface of the passivation layer or diffusing into it can still distort the field distri- **CONCLUSION** bution. A semi-insulating passivation layer can remove this problem. In integrated circuits, the concept of semi-insulating The mechanical design of typical high-power diodes has been
polycrystalline silicon (SIPOS) has been used for a long time. discussed Batings up to more than 1 polycrystalline silicon (SIPOS) has been used for a long time. discussed. Ratings up to more than 12 kV reverse blocking
Typically, such SIPOS layers are additionally covered with a soltage several kiloamperes in average c

face (36). These layers are impermeable for mobile ions and therefore do not require an additional diffusion barrier layer on top. Excellent blocking capability above 6 kV has been **APPENDIX** demonstrated.

Diodes for High-Power Modules Space-charge neutrality:

Antiparallel diodes integrated in high-power modules are essentially designed as described in the first part of this article. In IGBT modules, the IGBT chips cannot be manufactured with high yield on large area, and therefore a number of chips $p-n$ product: of about 1 cm² in area are connected in parallel. The same is done for the diode. The diode chips are then manufactured with planar junction termination and SIPOS passivation. A

specific problem in this case is some derating required for current sharing between the separated parallel diode chips in comparison with a single-chip diode.

Silicon Carbide Diodes: the Solution of the Future

The never-ending search for higher blocking capability and improved power loss has led the high-power semiconductor device community to silicon carbide (SiC) as a new semicon- Figure 19. Planar junction termination extension by termination of the *p*-doped anode emitter zone in a gradual lateral doping decrease.
The width of the depletion layer is thus increased along the interface to the passiv strongly reduced. Great progress has been made in the 1990s to develop SiC wafer production and device processing techcontrol of doping concentration for the field-ring structures.
It, though, can be modified by making the field rings lightly
doped and overlap and by thus realizing a lateral smooth de-
crease in doping concentration (33) cient long-term reliablity for load-cycle operation, since the Semi-Insulating Passivation. The traditional organic passiv-
on laver techniques can solve only part of the problem: they temperature difference in a load cycle, as was shown for sili-

Typically, such SIPOS layers are additionally covered with a
voltage, several kiloamperes in average current, and more
layer of slicon nitride, which prevents ions from diffusing than 3 kW maximum power dissipation are av

Semiconductor in Thermal Equilibrium

$$
p - n + N_{\rm D} - N_{\rm A} = 0 \tag{A1}
$$

$$
p_0 n_0 = n_i^2 \tag{A2}
$$

Majority-carrier concentration: Charge control equations:

$$
p_{p0} = N_A \qquad (N_A \gg n_i, N_D) \qquad (A3)
$$

$$
n_{n0}=N_{\rm D}\qquad (N_{\rm D}\gg n_i,N_{\rm A})\eqno({\rm A4})
$$

Minority-carrier concentration:

$$
p_{n0} = \frac{n_i^2}{N_{\rm D}} \qquad (N_{\rm D} \gg n_i, N_{\rm A})
$$
 (A5)

$$
n_{p0} = \frac{n_i^2}{N_\mathrm{A}} \qquad (N_\mathrm{A} \gg n_i, N_\mathrm{D}) \tag{A6}
$$

Basic Semiconductor Formulas Built in voltage:

Transport equations:

$$
j_p = q\mu_p pE - qD_p \frac{dp}{dx} \tag{A7}
$$

$$
j_n = q\mu_n nE + qD_n \frac{dn}{dx} \tag{A8}
$$

$$
j_p = -qD_p \frac{dp}{dx}
$$
 (low injection) (A9)

$$
j_n = qD_n \frac{dn}{dx}
$$
 (low injection) (A10)

Continuity equations:

$$
\frac{\partial p}{\partial t} = -\frac{1}{q} \frac{\partial j_p}{\partial x} - \frac{p - p_0}{\tau_p}
$$
 Differential capacitance: (A11)

$$
\frac{\partial n}{\partial t} = \frac{1}{q} \frac{\partial j_n}{\partial x} - \frac{n - n_0}{\tau_n}
$$
 (A12)

$$
\frac{dE}{dx} = \frac{q(p - n + N_{\rm D} - N_{\rm A})}{\epsilon}
$$
\n(A13)

Einstein's relationships: **General Constants**

$$
D_p = \frac{kT}{q} \mu_p \tag{A14}
$$

$$
D_n = \frac{kT}{q} \mu_n \tag{A15}
$$

Diffusion lengths:

$$
L_p = \sqrt{D_p \tau_p} \tag{A16}
$$

$$
L_n = \sqrt{D_n \tau_n} \tag{A17}
$$

Diffusion equations in steady state: **BIBLIOGRAPHY**

$$
\frac{d^2 p_n}{dx^2} = \frac{p_n - p_{n0}}{L_p^2}
$$
 (low injection) (A18)

$$
\frac{d^2 n_p}{dx^2} = \frac{n_p - n_{p0}}{L_n^2}
$$
 (low injection) (A19)

$$
\frac{dQ}{dt} + \frac{Q}{\tau_p} = -[i_p(x_2) - i_p(x_1)]
$$
 (A20)

$$
\frac{dQ}{dt} + \frac{Q}{\tau_n} = i_n(x_2) - i_n(x_1)
$$
\n(A21)

Resistivity:

$$
\rho = \frac{1}{q(\mu_p p + \mu_n n)}
$$
(A22)

Basic Formulas for Abrupt *p–n* **Junctions**

$$
V_{\rm d} = \frac{kT}{q} \ln \frac{N_{\rm A} N_{\rm D}}{n_i^2} \tag{A23}
$$

Maximum electric field:

$$
E_{\text{max}} = \sqrt{\frac{2q}{\epsilon} \frac{N_{\text{A}} N_{\text{D}}}{N_{\text{A}} + N_{\text{D}}} \sqrt{(V_{\text{d}} - V_{\text{a}})}}
$$
(A24)

Depletion-layer width:

$$
w = \sqrt{\frac{2\epsilon}{q} \frac{N_A + N_D}{N_A N_D}} \sqrt{(V_d - V_a)}
$$
(A25)

$$
\frac{\partial n}{\partial t} = \frac{1}{2} \frac{\partial j_n}{\partial x} - \frac{n - n_0}{n} \tag{A12}
$$
\n
$$
C_d = \sqrt{\frac{q \epsilon}{2} \frac{N_A N_D}{N_A + N_D}} \frac{1}{\sqrt{V_d - V_a}} \tag{A26}
$$

Minority-carrier concentration: Electric field:

$$
p_n(w_n) = p_p(-w_p)e^{-q(V_d - V_a)/kT}
$$
 (under bias) (A27)

$$
n_p(-w_p) = n_n(w_n)e^{-q(V_d-V_a)/kT}
$$
 (under bias) (A28)

\tilde{S} Some Silicon Properties in Low Injection (Room Temperature)

- 1. S. H. L. Tu and B. J. Baliga, Optimization of the MPS rectifier via variation of Schottky region area, *Proc. 3rd Int. Symp. Power Semicond. Devices IC's,* Baltimore, 112: 1991, pp. 109–112.
- 2. H. Kabza et al., Cosmic radiation as a cause for power device failure and possible countermeasures, *Proc. 6th Int. IEEE Symp.*

- 3. H. Matsuda et al., Analysis of GTO failure mode during DC volt-
age blocking. Proc. 6th Int. IEEE Symp. Power Semicond. Devices 25. T. Nakagawa et al., 8 kV/3.6 kA light triggered thyristor, Proc. age blocking, *Proc. 6th Int. IEEE Symp. Power Semicond. Devices*
- 4. H. R. Zeller, Cosmic ray induced failures in high power semicon-
- 5. H. Goebel and K. Hoffmann, Full dynamic power diode model
including temperature behavior for use in circuit simulators,
Proc. 1992 Int Symp Power Semicond Devices ICs Tokyo Japan. 27. M. Mehrotra and B. J. Baliga, Compa *Proc. 1992 Int. Symp. Power Semicond. Devices ICs, Tokyo, Japan,*
-
-
-
- 9. A. Herlet, The forward characteristic of silicon power rectifiers at high current densities, *Solid-State Electron.*, 11: 717–742, 105. Conti and M. Conti, Surface breakdown in silicon planar di-
1968.
10. Th. Wasserr
- 10. Th. Wasserrab, Beitrag zur nichtlinearen Theorie des Hoch-
stromsbereichs von PSN-Dioden und Thyristoren, *Archiv Elektro*-
Proc. IEEE, 55: 1409–1414, 1967.
11. A. Herlet and K. Raithel, Forward characteristics of t
-
- 12. F. Berz, A simplified theory of the *p–i–n* diode, *Solid-State Elec-* 34. W. Tantraporn and V. A. K. Temple, Multiple-zone single-mask
- rectifiers and thyristors with different *p* emitter structures, *Eur*. *Solid State Device Res. Conf., München, 1973.* 35. F. Bauer and T. Stockmeier, Static and dynamic characteristics
- of the high power diode for circuit simulation, *Proc. Eur. Power* Symp.

Float po Conf. Trandhoim, Namuel 1997, pp. 4,094, 4,098, 22–27. *Electron. Conf.,* Trondheim, Norway, 1997, pp. 4.094–4.098. 22–27.
- 15. H. Benda and F. Dannhäuser. Switching processes in diffused
-
-
- 18. P. A. Persson, A circuit simulation model for the high power di-

ode, Proc. Eur. Power Electron. Conf., Florence, Italy, pp. 2-458-

29. J. J. Somes et al. Power semiconductors
- 19. H. A. Mantooth, R. G. Perry, and J. L. Duliere, A unified model *Magn.,* **29**: 517–522, 1993. for circuit simulation, *Conf. Rec. IEEE Power Electronics Special-*
- *ist Conference,* Atlanta, GA, 1995, pp. 851–857.

20. R. Kolessar, private communication. R. Kolessar is a Ph.D. stu-

20. R. Kolessar, private communication. R. Kolessar is a Ph.D. stu-

20. R. Kolessar, private communic dent at the Royal Institute of Technology, Stockholm, Sweden. The information used is part of his doctoral work. A. S. Grove, *Physics and Technology of Semiconductor Devices,* New
- 21. Ch. Danielsson, *Implementation of temperature dependence in a* York: Wiley, 1967.
21. Ch. Danielsson, *Implementation of temperature dependence in a* York: Wiley, 1967.
21. Ch. Danielsson, *Implementation of temperatu model for the power diode,* Diploma work, ABB Corporate Research, Sweden, 1992, in Swedish. 1973.
- *IEEE Trans. Electron Devices,* **ED-30**: 782–790, 1983.
- 23. A. Weber, N. Galster, and E. Tsyplakov, A new generation of $\qquad \qquad$ BO DANIELSSON asymmetric and reverse conducting GTOs and their snubber di- $\qquad \qquad$ ABB Power Systems AB odes, *Proc. Int. Power Conversion Conf.*, Nürnberg, Germany, JUNG WALDMEYER 1997, pp. 475–484. ABB Semiconductors AG
- *Power Semicond. Devices IC's,* Davos, Switzerland, 1994, pp. 24. J. Lutz, The freewheeling diode—no longer the weak component, 9–12. *Proc. Int. Power Conversion Conf.,* Nu¨ rnberg, Germany, 1997,
- *IC's,* Davos, Switzerland, 1994, pp. 221–225. *7th Int. Symp. Power Semicond. Devices IC's,* Yokohama, Japan,
- ductor devices, *Solid-State Electron.*, **38**: 2041–2046, 1995. 26. H. Schlangenotto et al., Improved recovery of fast power diodes
with self-adjusting p emitter efficiency, *IEEE Electron Device Let*-
- rectifier structures, *Proc. 5th Int. IEEE Symp. Power Semicond.* 1992, pp. 130–135.
	-
	-
- 6. P. Jonsson et al., The ambipolar Auger coefficient: measured temption of the prediction irradiated and highly injected n-

perices IC's, Monterey, USA, 1993, pp. 199–204.

type silicon, J. Appl. Phys., 81: 2256–2262, 1
	-
	-
	- *Int. Electron Devices Meet.,* Washington, D.C., 1985, pp. 154–157.
- *junction* termination extension—a high yield near-ideal break-13. H. Schlangenotto and D. Silber, High current behavior of $p-i-n$ down voltage technology, *IEEE Trans. Electron Devices*, **ED-34**: rectifiers and thyristors with different *p* emitter structures. *Eur* 2200–2210. 1987.
- 14. R. Kolessar and B. E. Danielsson, Modeling the forward recovery of high voltage (3.5 kV) IGBT and MCT devices, *Proc. Int. IEEE*
	- p^+ -n junctions with diamond-like carbon films as passivation
- rectifiers—I theory, *Solid-State Electron.*, 11: 1–11, 1968.

16. H. Benda and E. Spenke, Reverse recovery processes in silicon

16. H. Benda and E. Spenke, Reverse recovery processes in silicon

17. B. E. Danielsson, Stu
	-
	- ode, Proc. Eur. Power Electron. Conf., Florence, Italy, pp. 2-458-
2-463, 1991. I. L. Somos et al., Power semiconductors empirical diagrams ex-
2-463, 1991. Pressing life as a function of temperature excursion, IEEE Trans.

-
-
-
- 22. A. Temple and F. W. Holroyd, Optimizing carrier lifetime profile S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed., New York: Wifer improved trade-off between turn-off time and forward drop, ley, 1981.

570 DIODE-TRANSISTOR LOGIC

DIODES, LIGHT EMITTING. See LIGHT EMITTING DIODES. **DIODES, SCHOTTKY OXIDE RAMP.** See SCHOTTKY

OXIDE RAMP DIODES.

DIODES, THIN FILMS. See THIN FILM DEVICES.