THYRISTORS FOR POWER ELECTRONICS

The gate turn-off (GTO) thyristor is a very high power semiconductor switch for use in industrial applications. As a member of the thyristor family, the GTO thyristor is basically a four-layer regenerative structure characterized by the ulti-

are designed to turn off when a negative gate current is ap- device current carrying capability. plied to the gate electrode. As a result, they make it possible, in power conversion applications, to eliminate forward commutation circuits, thereby significantly contributing to reduc- **PRINCIPLE OF GTO THYRISTOR OPERATION** tion of equipment size and weight, and enhancing the power conversion efficiency. **Turn-On**

A thyristor with turn-off capability from the gate was first
discussed by van Ligten and Navon (1), and Goldly et al. (2).
The GTO thyristor's turn-on mechanism is
discussed by van Ligten and Navon (1), and Goldly et al. interruptable current of the unit-segment and on a local in-
crease in the current density during the gate turn-off phase
effect as the firstly applied gate current, that is, electrons are crease in the current density during the gate turn-off phase. effect as the firstly applied gate current, that is, electrons are Γ Through numerous efforts by numerical analysis of the design emitted from the $n+$ -layer to the *p*-base layer, since the holes criteria and by experimental studies on how design parameter build up the emitter iunction in criteria and by experimental studies on how design parame-
the unitable current studies on the process is reinforced. Once the current reaches the critical
ters influence to the internumentale current and also in the proce ters influence to the interruptable current, and also in the process is reinforced. Once the current reaches the critical development of process technologies to attain uniform opera. level of the latching current, at which development of process technologies to attain uniform opera- level of the latching current, at which the anode current flow
tion throughout the whole device the maximum current has is self-sustaining, the device can be hel tion throughout the whole device, the maximum current has is self-sustaining, the device been gradually increased as the blocking voltage has risen. In the gate current is removed. been gradually increased as the blocking voltage has risen. In 1981, high power GTO thyristors of current-voltage ratings of 2500 V, 600 A and 3000 V, 1000 A were developed (6,7), and **On-State** ristors have been principally used in the motor speed control Refer to Fig. 2(b). The on-state is maintained without any for traction and other industrial applications, but their uses gate current in a principal manner, if the anode current is
gate current in a principal manner, if the anode current is
gate of their uses gate current in a pr are being extended to electric conversion systems, such as retained at a value much more than the critical level which is
static var compensator (SVC) and high voltage direct current defined as holding current. The regener static var compensator (SVC) and high voltage direct current. transmission (HVDC). The injects a great number of electrons and holes from the emitter

The basic segment structure of a GTO thyristor is shown in Fig. 1. It is similar in structure to a standard thyristor con- **Turn-Off**

and narrow emitter strings surrounded by the gate electrode. commutating the anode current into the snubber capacitor.

mate in voltage blocking and current carrying capabilities. sisting of four *p-n-p-n* layers. The most important differences The standard thyristor considered so far can only return from between the GTO thyristor and the standard thyristor are the forward conducting state to the forward blocking state that the GTO thyristor has long, narrow emitter strings surwhen the current follow is reversed by the action of the exter- rounded by gate electrodes. In a practical device, many segnal circuit which controls the load current. GTO thyristors ments are arrayed in a GTO thyristor pellet according to the

into the *p*- and *n*-base layers, which store these carriers. A **BASIC STRUCTURE OF GTO THYRISTOR** conductivity modulation in both base layers produces the low on-state voltage for GTO thyristors.

Refer to Fig. 2(c). The turn-off process in the GTO thyristor is initiated by a negative gate current. The stored holes in the *p*-base layer flow laterally to the negatively polarized gate electrodes until the whole $n+$ -emitter junction is reverse biased. During this period, called the storage time, the anode current progressively forms filaments towards the middle of the emitter area due to the lateral resistance for the gate current. At the instance of a pinch-off of the filamentation, the anode current falls rapidly, and the *p*-emitter junction experiences current flow through the gate electrode with a gradual reduction, called the tail current, which corresponds to the stored carriers in the *n*-base layer. So the gate current must be able to sustain voltage until all the stored carriers are swept out from the base for a complete turn-off. The fila mentation of current at the end of the storage period tends to increase the forward current density exponentially, hence Figure 1. Schematic structure of the GTO segment. Its important power losses are generated in a small volume, and a snubber difference from the standard thyristor is that the segment has long circuit can be used in order to manage the power losses by

Figure 2. Switching processes and operating states in the GTO thyristor, which consists of (a) turn-on, (b) on-state, (c) turn-off, and (d) blocking state.

schematic for turn-off is depicted in Fig. 3(a). Initially, the device conducts the anode current I_A which is determined by the anode voltage V_A and the load resistance R_L . A negative gate voltage V_G applied to the gate by closing the switch in the gate lead will cause a negative gate current I_G to flow in a step function [Fig. 3(b)] which tends to reverse bias the cathode emitter. The anode current responses are shown in turn-off gain defined as *IA*/*IG*. Fig. 3(c). For the duration of the storage time t_s , the anode current remains essentially constant, and the minority car- **The Storage Time and Maximum Turn-Off Gain** rier electron-hole plasma is ''squeezed'' toward the center of the cathode emitter. For the duration of the fall time t_i , the The storage time t_s is essentially the time it takes to squeeze plasma density is reduced by the gate current until the the electron-hole plasma from its original uniform flow blocking junction becomes unsaturated and the device turns through the entire unit-segment into a filament line of width

Blocking State The Turn-Off Velocity

Refer to Fig. 2(d). During the blocking state, the GTO thyris- In order to obtain a quantitative evaluation for the turn-off tor is almost free of mobile charge carriers. The externally time and the maximum turn-off current, the velocity with applied blocking voltage generates a space charge region in which the plasma is squeezed laterally toward the center of both base layers. The space charge region extends mainly into the cathode should be determined. The net rate of removal of the *n*-base layer and sustains the blocking voltage. During minority carriers from an elemental volume at the boundary ordinary operation, a reverse bias is applied to the gate-cath- x_b , between the "on" and "off" region is considered [Fig. 3(a)]. ode so as to maintain blocking capacity at a high temperature The removal of minority carriers at the boundary x_b is the condition and maximize the *dv*/*dt* capability. gate current *I_G* minus the lateral electron diffusion current into the elemental volume, the magnitude of which is set by the slope $1/L_n$, where L_n is defined as an effective diffusion **THEORY OF GATE TURN-OFF** length. From the assumption of a constant gradient of the A two-dimensional analytical model describing the turn-off electron concentration in the "on" region, the turn-off velocity for a GTO thyristor has been proposed by Wolley (3). The dx_b/dt is finally given by

$$
\frac{dx_b}{dt} = \frac{D_n}{L_n} + \frac{x_b + L_n}{t_p(G_{\text{off}} - 1)}\tag{1}
$$

where D_n is the diffusion coefficient, $t_p = W_{PB}^2/2D_n$, which is the transit time for carrier through the p -base, and G_{off} is the

off. *L_n***. Then Eq.** (1) is integrated in *x* between emitter width X_E

and *Ln*, which results in

$$
t_s = t_p (G_{\text{off}} - 1) \ln \frac{(X_E L_n / W_{\text{PB}}^2) + (2L_n^2 / W_{\text{PB}}^2) - G_{\text{off}} + 1}{(4L_n^2 / W_{\text{PB}}^2) - G_{\text{off}} + 1}
$$
 (2)

The storage time t_s approaches infinity when the denominator of the logarithmic term in Eq. (2) goes to zero, that is, the maximum turn-off gain is given as follows:

$$
G_{\text{off}}(\text{max}) = \frac{4L_n^2}{W_{\text{PB}}^2} + 1\tag{3}
$$

Equation (3) can be used to calculate the storage time as a function of the turn-off gain. The results of such calculations are depicted in Fig. 4 using the lateral diffusion length as a parameter. The storage time is a strong function of the turnoff gain. It should be noted that this turn-off gain is set by the external gate input circuit and output circuit conditions [such as $V_G - R_G$ and $V_A - R_L$ in Fig. 3(a)] and is limited by the internal device impedance.

Maximum Turn-Off Current

The lateral gate current I_G during turn-off causes a voltage drop along the cathode emitter junction. This drop may reach the cathode-gate breakdown voltage as observed by van Ligten and Navon (1) and limit the interruptable current. For **Figure 4.** Storage time vs. turn-off gain (3). The storage time is a the device model of Fig. 3(a) the maximum lateral gate resis- strong function of the turn-off gain.

tance is experienced when the "on" region is reduced to its minimum width of L_n . Thus, this lateral gate resistance beneath the width L_x of the cathode emitter is determined as

$$
R_G = \rho_{\rm SPB}(X_E - L_n) \tag{4}
$$

where $\rho_{\rm SPR}$ is the sheet resistivity of the unmodulated, active gate region. Because of the restriction [see Fig. 3(c)]

$$
I_G R_G < V_{\rm GK} \tag{5}
$$

where V_{GK} is the gate-cathode breakdown voltage, there exists an upper limit for the anode current that can be turned off. With the assumption that $X_E \ge L_n$ it then follows from Eqs. (3), (4), and (5), that

$$
I_A(\text{max}) = G_{\text{off}} \frac{V_{\text{GK}}}{\rho_{\text{SPB}} X_E} \tag{6}
$$

The relation between $I_A(\text{max})$ and $\rho_{SPB}X_E$ in Eq. (6) has been confirmed experimentally by Azuma et al. (9) and other researchers.

CURRENT FILAMENTATION IN THE UNIT GTO THYRISTOR SEGMENT

Figure 3. The schematic for turn-off of a GTO thyristor is depicted. The exact local carrier-density distribution during turn-off op-The current conducting area is squeezed toward the center of the eration of the GTO thyristor has been investigated by Lund-

emitter by applying the negative gate current.
 $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{$ qvist et al. (10). Some typical results are shown in Fig. $5(b)$ for

Figure 5. Carrier redistribution in turn-off operation (10). The lateral plasma squeezes along the cathode-emitter width in the storage time period of the turn-off cycle.

the sample construction under investigation [Fig. 5(a)]. The corresponding electrical characteristics are given in Fig. 5(c), where the instants of the carrier-distribution maps are marked. Figure 5(b) is measured by the detection of recombination radiation emitted from the surface defined by the cathode-width direction [XY-plane in Fig. 5(a)]. The data show tendencies of monotomic lateral plasma squeezing in the storage time period of the turn-off cycle. The conduction region squeezes along the cathode-length direction [YZ-plane in Fig. 5(a)] in the fall time period have been investigated by Azuma et al. (11) by using a similar infrared observation method of the measurement. Squeezing in both directions proceeds further, to the final stage in the turn-off process, to form a single filamentational spot approximately corresponding to the diffusion length of the minority carrier in the *p*-base. These results explain the exact turn-off phenomena, which were studied analytically by Wolley (3) with the two-dimensional model described in the previous section.

TURN-OFF FAILURE MODES OF GTO THYRISTORS Figure 6. Failure mode 1: the thermal run-away mode (17). The

the subject of several experimental $(12-14)$ and simulation rent filamentation during the fall period.

THYRISTORS FOR POWER ELECTRONICS 205

studies (15,16). While the understanding of the failure mechanism is still unsatisfactory, the two basic failure modes of the GTO thyristor were successfully modeled by Bakowski and Gustafsson (17) in 1995 using two-dimensional simulations. The numerical analysis includes self-heating, impact ionization, and realistic representation of the external circuits. The two basic failure modes are the thermal runaway mode (mode 1 failure) due to stress inflected by the snubber leak inductance and the local dynamic avalanche mode (mode 2 failure) due to the excessive tail current. The immediate cause of the failure in both cases is the local retriggering of the cathode emitter junction occurring in one single segment of the device.

Failure Mode 1

The failure mode 1 induced by the snubber leak inductance and the inductive V_{DSP} peak voltage is shown in Fig. 6 with both measured and simulated *I* and *V* waveforms. Figure 6 illustrates the impact ionization and temperature at point *d*, where the point *d* corresponds to the times in the simulated waveforms. The maxima of impact ionization and temperature distribution are located at the center portion of the seg-

maximum of impact ionization and temperature distribution are lo-The turn-off failure mechanism in GTO thyristors has been cated at the center portion of the emitter. This failure is due to cur-

Figure 7. Failure mode 2: the local dynamic avalanche failure (17). The maximum of the impact ionization is shifted toward the emitter

thermal generation of carriers, further enhanced by the im-
pact ionization, causes the retriggering. From these results, it
can be confirmed that this failure mode is due to the excessive
can be reduced by introducing re current in the current filament formed during the fall time period. Uncontrollable current generation is the result of the device entering the thermal runaway mode because of stress inflected by the inductive anode voltage peak V_{DSP} .

Failure Mode 2

Failure mode 2 is often observed in actual cases and is due to the excessive tail current normally caused by too high a lifetime in the device. This is demonstrated in Fig. 7 with the turn-off waveforms. The maximum of the temperature distribution is at the center of the segment. On the other hand the maximum of the impact ionization is shifted toward the periphery of the emitter junction. Local retriggering occurs off-center of the segment due to screening of the *p*-base potential by the avalanche generated charge. Consequently, the impact generation of carriers at the periphery of the emitter Anode voltage (*V*) junction is the cause of the retriggering. From these results, it can be confirmed that mode 2 failure is due to the local **Figure 8.** Safe operating area for a GTO thyristor. Retriggering does dynamic avalanche taking place off-center of the segment. not occur if the current-voltage locus is in the SOA.

The electric field generated by mobile hole doping is greater in the gate region of the segment due to the absence of the compensating electrons which are still present at the center portion of the segment.

SAFE OPERATING AREA (SOA) OF GTO THYRISTOR

The safe operating area (SOA) curve of the GTO thristor segments can be depicted schematically in Fig. 8. Retriggering of the device does not occur if the current-voltage locus exist in the SOA during gate turn-off operation. This can be separated into three distinct regions: (1) the maximum permissible anode current due to thermal power dissipation limitations, (2) the sustain voltage V_c limitation, which is given essentially by the SOA of the *npn* transistor section driven by holes injected from the *p*-emitter, and (3) the dynamic avalanche limitation at the tail current region which is given by the SOA of the *pnp* transistor section. It has been found that the V_c values increase monotonically with increasing the *n*-base thickness and also with reducing the *p*-base resistivity by Azuma et al. (11), and by Bakowski and Gustafsson (17), the latter as simulation studies. Satou et al. (13) predicted that when approaching the SOA limit the current density in the cylindrical filament spot is about 30 kA/cm2 .

ANODE EMITTER SHORTING

The importance of a higher turn-off gain for a larger interruptable current I_{TQRM} has been discussed in the previous section [Eq. (6)]. The turn-off gain G_{off} is given in the following:

$$
G_{\text{off}} = \frac{I_A}{I_G} = \frac{\alpha_{npn}}{\alpha_{npn} + \alpha_{pnp} - 1} \tag{7}
$$

periphery. This failure is due to the local dynamic avalanche. where α_{npn} and α_{pnp} are common base current gains of the *n-p-n* and *p-n-p* transistors, respectively, which makes up the GTO thyristor. It is shown here that the *p-n-p* transistor curment. Local retriggering also occurs at the center, and the rent gain α_{pnp} must be low in order to arrive at a high turn-
thermal generation of carriers further enhanced by the im-
off gain. In the GTO thyristor this

$$
\alpha_{pnp}(\text{effective}) = \alpha_{pnp} \frac{I_A - I_S}{I_A} \tag{8}
$$

where I_A is the anode current, I_S is the electron current flow-
ing in the shorting area which is given as $V_{PE}R_S$ (R_S : short rangements of high-nower GTO thyristors, in which the emitresistance and V_{PE} : emitter junction voltage). The anode shorting can reduce the carrier concentration in the *n*-base at the current conducting state, and also have an effect of sweeping out carriers during the turn-off phase, which is similar to a reduction of carrier lifetime. The advantages of anode shorting are that compared to minority carrier lifetime control it results in good tradeoff between the on-state voltage and the turn-off losses, and in good voltage blocking characteristics with a low leakage current at high temperature. Hence, the technique of anode shorting is favored for higher voltage and larger area GTO thyristors.

The relationships between turn-off characteristics, onstate voltage, and the structural parameters of emitter shorting have been investigated by using a group of small-size test samples by Yatsuo et al. (18). Figure 10 shows anode currents

various emitter shorting factors (18). The anode shorting has a simi- bility. An important design point for large current GTO thyristors is lar effect on reduction of carrier lifetime. how to prevent current crowding during turn-off operation.

THYRISTORS FOR POWER ELECTRONICS 207

as a function of time at a late stage of the gate turn-off for various shorting structures. In the tailing part of the anode current, *IA* decays linearly in the semilogarithm plots, and can be expressed as $I_A \sim \ln(-R_s t)$, where R_S represents shorting resistance which decreases with an increase in X_{n+}/X_{PE} , and X_{n+} and X_{PE} are defined as the shorting and *p*-emitter widths, respectively. It is understood that *p*-emitter shorting has a similar effect on the carrier decay in the *n*-base to that of a lifetime reduction by doping with a lifetime killer such as gold.

SEGMENT ARRANGEMENT IN GTO THYRISTORS

In general, large current GTO thyristors have a multiemitter structure consisting of hundreds or thousands of unit-GTO segments corresponding to their current carrying capability. Figure 9. Schematic segment structure with anode emitter shorting.
The anode shorting can reduce the carrier concentration in the *n*-base
in the current conducting state and can sweep out carriers during the
turn-off pha anode emitter shorting as depicted in Fig. 9. An effective gain uted in the on-state, but during turn-off, some segments of α_{pnp} (effective) can be defined for the *p*-*n*-*p* transistor section as follows:
as follows several experimental and simulation studies followed published (19–21). An important design point regarding largecurrent GTO thyristors is the prevention of current crowding.

rangements of high-power GTO thyristors, in which the emit-

Figure 11. Typical GTO thyristor basic segment arrays (19), with a Figure 10. Anode currents as a function of time in a tail period for multi-emitter structure corresponding to the current carrying capa-

gives a high spike voltage due to the *LsdI/dt* effects. cuit are considered in detail in the next section on snubber

made using a pressure plate. The common gate contact can cathode emitters but the load current is kept up by the load
be in the center of the device or in a ring. When there is inductance L; (2) the fall time t_f where t be in the center of the device, or in a ring. When there is moductance L ; (2) the fall time t_f where the anode current no uniformity for steady on-state currents, turn-off of a large drops quickly to the tail current, ments in the same pellet so that current crowding occurs.
Fixed in the diode D_s and ca-
Fixed if the steady on-state currents are uniform between pacitance C_s , and due to stray inductance L in their wiring;

tionship between the steady on-state current and gate operation. Therefore it is important to optimize the gate structure **SNUBBER CIRCUITS** for distribution of the steady on-state current. For the device with a radial segment array such as in Fig. 11, current crowd- During turn-off the rapid fall of the anode current is accompa-

cial measurement method of current distribution and by a computer simulation technique by Yatsuo et al. (20). According to these investigations and those of others, the ringshaped gate structures are conventionally applied to a large diameter and large current GTO thyristors such as the maximum interruptable current of 6000 A (8).

TURN-OFF CHARACTERISTICS OF GTO THYRISTORS

In actual applications of GTO thyristors attention must be directed towards the influence of the external circuits on the GTO thyristor behavior. A GTO thyristor in a typical circuit **Figure 12.** GTO thyristor with snubber and gate drive unit (GDU) . arrangement of a gate drive unit and a snubber circuit is Actual snubber circuits have stray inductance Ls in the wiring, which shown in Fig. 12. The effe circuits. In Fig. 13, typical GTO thristor anode circuit current and voltage waveforms (upper traces), and gate circuit waveter consists of an array of individual segments arranged in
concentric rings. A reliable contact system would typically be
similar to that shown in Fig. 9 where the cathode emitters
are raised above the gate regions and t Even if the steady on-state currents are uniform between
whole segments in the device, gate operation for the unit-GTO
segments at some distance from the gate contact is also slow
due to the impedance of the gate electrod

ing during turn-off operation has been investigated by a spe- nied by a fast rise in anode voltage. If the rising rate of the

Figure 13. Current and voltage waveforms and parameter definitions for GTO thyristors.

Figure 14. Turn-off locus and SOA of GTO thyristor. The currentvoltage locus can be suppressed in the SOA due to the effect of the

to retrigger, and cause possible device destruction in associa-
tion with exceeding the limits of the SOA. In practical circuits flows in the on-state. In Fig. 15, R, determines annulitude of tion with exceeding the limits of the SOA. In practical circuits flows in the on-state. In Fig. 15, R_1 determines amplitude of the rising voltage is limited by a snubber circuit. Figure 14 the continuous gate current wh the rising voltage is limited by a snubber circuit. Figure 14 the continuous gate current, whereas R_2 and C_2 shape the ini-
illustrates the effect of the snubber circuit on the turn-off cri-
ial gate pulse (l_{ov} illustrates the effect of the snubber circuit on the turn-off cri-
tial gate pulse $(I_{GM}$ in Fig. 13). At the initiation of turn-off,
teria of the GTO thyristor, in which each anode current-volt-
high power turn-off gate teria of the GTO thyristor, in which each anode current-volt- high power turn-off gate pulses, which have a very short rise
age locus for the cases with and without a snubber circuit are time and high peak value must be gi age locus for the cases with and without a snubber circuit are time and high peak value, must be given to individual devices drawn, as well as the device SOA. From the current-voltage so as to reduce the storage time and a drawn, as well as the device SOA. From the current-voltage so as to reduce the storage time and also the turn-off losses.
waveforms, it can be seen that during the fall period the load Higher power gate pulses make the num waveforms, it can be seen that during the fall period the load Higher power gate pulses make the number of stored carriers
current is essentially diverted into the snubber as charging drop rapidly and allow voltage blockin current is essentially diverted into the snubber as charging drop rapidly and allow voltage blocking capability of the GTO current for the snubber capacitance C_s (b); this prevents a thypistors to be recovered Continuou current for the snubber capacitance *C_S* (b); this prevents a thyristors to be recovered. Continuous supply of turn-off gate
rapid cut off of the load current and therefore prevents a pulses is not required after a compl rapid cut off of the load current and therefore prevents a pulses is not required after a complete turn-off process in rapid dV/dt condition. Due to this effect of the subber cir-
principle however the gates are sometime rapid *dV/dt* condition. Due to this effect of the snubber cir-
cuit, its current-voltage locus (b) can be suppressed in the ative voltage direction during the off-state period in order to cuit, its current-voltage locus (b) can be suppressed in the ative voltage direction during the off-state period in order to SOA, unlike the case without the snubber circuit (a). Real ensure the voltage blocking capability snubber circuits, however, have stray inductance L_s in their The gate drive has a strong influence on the performance wiring and also the capacitance C_s , which gives a high spike of GTO thyristors in turn-off operatio mized. To achieve this, C_S must have a low internal inductance and the snubber components must be mounted as close to the GTO thyristors as possible. Larger snubber capacitance's are commonly accompanied by higher snubber losses, so it is very important in the device design to increase the maximum interruptable current while keeping the snubber capacitance as small as possible.

GATE DRIVER FOR GTO THYRISTORS

The gate driver circuit provides gate pulses which turn on or turn off the GTO thyristor in response to a control signal given from the system controller. Figure 15 shows a typical gate drive circuit. In this figure, C_1 , C_2 , R_1 , R_2 , and T_1 form the positive gate current for turn-on, and C_3 , R_3 , and T_2 constitute the turn-off channel which provides negative gate volt-
age during the blocking state of the GTO thyristor. At the gate current rise rate. The storage time increases with a lower rate initiation of turn-on, high power gate pulses must be supplied of negative gate current rise, so it is important to keep *dig*/*dt* over to the device in order to ensure a large initial turn-on area, so the critical value in order to ensure safe turn-off operation.

Figure 15. A typical gate drive circuit for turn-on and turn-off of the GTO thyristor.

snubber circuit, unlike the case without the snubber circuit. as to reduce the turn-on losses and turn-on time. Continuous supply of the turn-on gate pulse is not required in principle during the on-state, because the GTO thyristor is a latch-type anode voltage is too high then it can cause the GTO thyristor device, but a positive gate current should be supplied in fol-
to retrigger, and cause possible device destruction in associa-
lowing the initial gate pulse, so ensure the voltage blocking capability against noise signals.

wiring and also the capacitance C_s , which gives a high spike of GTO thyristors in turn-off operation. Figure 16 shows ex-
voltage due to the $L_s dI/dt$ effect. Therefore the stray induc-
amples of the storage time t_s an amples of the storage time t_s and peak turn-off gate current tance in the GTO thyristor, R_s , C_s , and D_s loops must be mini- I_{GOM} versus negative gate current rise rate di_{GQ}/dt curves for

a 3000 A GTO thyristor. The storage time decreases much characteristics strongly depend on the operating temperature, more with high di_{GO}/dt than the peak turn-off gate current their maximum values at the maximum junction temperature increases. It is very necessary to avoid di_{GQ}/dt values below are commonly shown in the device's rating charts. $20 \text{ A}/\mu\text{s}$ for these GTO thyristors in order to ensure safe turnoff. For the series connection, which is usually applied to high **REVERSE CONDUCTING GTO THYRISTORS** voltage power converters such as power transmission equipment, a uniform gate turn-off for all GTO thyristors is required. When some of the GTO thyristors are advanced in
turn-off, they must be exposed to the total applied voltage of
turn-off, they must be exposed to the total a

4500 and 6000 V devices with a 4000 and 6000 A turn-off drops of the diode, because the *n*-base thickness of most GTO capabilities. Table 1 shows representative characteristics for thyristors is much thicker than comparably rated diodes and the 4500 V 4000 A GTO thyristor. It should be noted that the design of the diode section is far from ideal. Figure 17 is each characteristic is very strongly influenced by the mea- a cross-sectional view of the developed RC-GTO thyristor, and surement conditions. For example, the storage time t_s and the Fig. 18 is a pellet top view (23). For the first problem, an turn-off time t_{∞} increase with decreasing di_e/dt , as described unique isolation structure turn-off time t_{ga} increase with decreasing di_{g}/dt , as described in the previous section, and they are influenced by the wave- can be etched into the *p*-base to introduce impedance between

both the GTO thyristor and diode share a common blocking **RATINGS OF GTO THYRISTORS** junction, gate current can flow through the common *p*-base into the anode of the diode, unless precautions are taken to The highest ratings of GTO thyristors reported to date are prevent this; (2) there are relatively high forward voltage forms of the turn-off gate currents. Since these switching the GTO thyristor *p*-base and the diode. For the second prob-

Figure 17. A cross-sectional view of the reverse conducting GTO thyristor (23). A groove can be etched into the *p*-base for the electrical **Figure 18.** A top view of the reverse conducting GTO thyristor (4500 isolation between the GTO thyristor and the diode regions. V, 3000 A) (23). The diode is located at the periphery of the device.

PUNCH-THROUGH (*pnipn***) TYPE GTO THYRISTORS**

In order to improve the performance of GTO thyristors, especially in the tradeoff relationship between the turn-off losses and the on-state voltage, punch-through type GTO thyristors have been developed. They have an $n+$ -buffer layer between *n*-base and *p*-emitter as shown in Fig. 19, which has already been used in other kinds of power devices such as IGBTs and reverse conducting thyristors (RCTs). For the buffer layer de-
sign, the resistivity of the *n*-base can be increased, so that the
device can block a given voltage at reduced *n*-base thickness,
and the on-state voltage i anode shorting ratio is very important for turn-off trigger

HARD DRIVE OPERATION OF GTO THYRISTORS a square SOA can be achieved.

layer. It can block a given voltage at reduced *n*-base thickness. the hard gate drives, and samples with T- are for the GTO

gain and turn-on switching characteristics. The shorting re-
provided an incentive to develop ways of using a GTO thyris-
buffer layer and it results in the triggering gate current be-
twitch a subbor. One approach focuse ventional gate drive process can be eliminated completely and

However, there was one obstacle to the realization of the Conventionally, GTO thyristors are driven with a large pro- hard gate drive technique to high power GTO thristor applicatective snubber capacitance due to the limitation of their nar- tions; an extremely high voltage is induced between the cathrow SOA. However, the use of such a snubber capacitance ode and gate electrode in the device by applying such a high leads to several problems, the most obvious being the large *dIG*/*dt* gate current due to the gate-circuit inductance. In orpower losses and operational frequency limitations due to the der to reduce the induced voltage to less than the cathode time constants of the snubber circuits. These problems have emitter's breakdown voltage of about 20 V, the gate-circuit inductance has to be reduced significantly, as well as the internal inductance existing in the gate to cathode contacts of the device. In 1996, Grüning et al. (26) developed a new type GTO thyristor and gate circuit to overcome this problem. They used a special flat-band gate-cable, a low impedance multilayer printed circuit board, and a special coaxial housing structure, to get a reduction to less than a 5 nH overall gate circuit inductance. These techniques were used to get the first hard drive for a 3 kA 4.5 kV GTO thyristor. Figure 21 shows a photo of the low inductance gate driver with the coaxial GTO thyristor. Comparisons of its characteristics with those of a conventional type GTO thyristor and gate drive are made **Figure 19.** A cross-section of the segment structure with *n*-buffer in Table 2. The characteristics of samples marked HD- are for

^{*a*} rating *b* characteristic ^{*c*} PWM operation in H-bridge, output frequency $f = 50$ Hz d *I*_{GM} = 50 A, @50 A/ μ s for standard drive, *I_{GM}* = 1000A, @1000 A/ μ s for hard drive

thyristor which has a punch-through and a special *p*-emitter **BIBLIOGRAPHY** structure (called a ''Transparent Emitter'') (27). The on-state loss of the T-GTO, thanks to its thinner base and buffer layer, 1. R. H. van Ligten and D. Navon, Base turn-off on *pnpn* switches, is 40% lower than that of a standard GTO. With the snubber *IRE WESCON Convention Record*, is 40% lower than that of a standard GTO. With the snubber *IRE WESCON C*
the turn-off loss it is 2.5 times lower Additional advantages 1960, pp. 49–52. the turn-off loss it is 2.5 times lower. Additional advantages 1960 , pp. 49–52.
are a dramatic reduction of storage time to less than 2 μ s 2. J. M. Goldey, I. M. Mackintosh, and I. M. Ross, Turn-off gain in are a dramatic reduction of storage time to less than 2 μ s, 2. J. M. Goldey, I. M. Mackintosh, and I. M. Ross, Turn-org, 3: 119–122, 1961. and a reduction in fall time to around 1 μ s. Thus, the series primation solid-State Electron, 3: 119–122, 1961.
connection of GTO thyristors is facilitated by the very low 3. E. D. Wolley, Gate turn-off in p-n-p-n devi connection of GTO thyristors is facilitated by the very low $\frac{3. \text{ E. D. Wolley, Gate turn-off in } p \cdot n \cdot p \cdot n \text{ devices, } IEEE \text{ Trans.} Elec-
dispersion associated with these times. \nThe GCTr thuristor (rate commutated turn-off thuristor) \n
$$
4. \text{T. C. New et al., High power gate-controlled switch, } IEEE \text{ Trans.} \n\begin{bmatrix}\n0. & 0. & 0. & 0. & 0. \\
0. & 0. &
$$$

The GCT thyristor (gate commutated turn-off thyristor),

which is a new type of GTO thyristor related to the same

concept of the hard-drive GTO thyristor, has been developed

by Satou et al. (28), and already used practic

Figure 21. A low inductance gate driver with coaxial GTO thyristor *Devices*, **ED-41**: 251–257, 1994. (26). A low impedance multilayer printed circuit board and a special 15. A. Nakagawa, A time- and temperature-dependent two-dimen-
coaxial housing structure are used to get a reduction to less than a sional simulation of G coaxial housing structure are used to get a reduction to less than a 5 nH overall gate circuit inductance. *Solid-State Electronics,* **28**: 677–687, 1985.

-
-
-
-
-
- of much higher power systems such as 1,500 MW (29).
of much higher power systems such as 1,500 MW (29). 274, 1981.
	- 7. T. Nagano, T. Yatsuo, and M. Okamura, Characteristics of a 3000V, 1000A gate turn-off thyristor, *IEEE Conf. Record, Industrial Applications Soc. Meeting,* 750–753, 1981.
	- 8. T. Nakagawa et al., A new high power low loss GTO, *Proc. Int. Sympo. on Power Semiconductor Devices,* 84–88, 1995.
	- 9. M. Azuma, A. Nakagawa, and K. Takigami, High power gate turn-off thyristors, *Japan, J. Appl. Phys.,* **17-1**: 275–281, 1978.
	- 10. M. Lundqvist, H. Bleichner, and E. Nordiander, An optical system for bilateral recombination-radiation diagnostics of the carrier redistribution in switching power devices, *IEEE Trans. Instrum. Meas.,* **40**: 956–961, 1991.
	- 11. M. Azuma, M. Kurata, and H. Ohashi, Design considerations for high power GTO's, *Japan. J. Appl. Phys.,* **20-1**: 93–98, 1981.
	- 12. H. Ohashi and A. Nakagawa, A study on GTO turn-off failure mechanism, *IEEE Int. Electron Device Meeting, Tech. Digest,* 414– 417, 1981.
	- 13. Y. Satou, T. Yatsuo, and S. Sakurada, A new buried-gate GTO structure having a large safe operating area, *IEEE Trans. Electron Devices,* **ED-37**: 2034–2038, 1990.
	- 14. H. Bleichner et al., Measurements of failure phenomena in inductively loaded multi-cathode GTO thyristors, *IEEE Trans. Electron*
	-

THYRISTOR TYPES 213

- 16. I. Omura and A. Nakagawa, 4.5kV GTO turn-off failure analysis under an inductive load including snubber, gate circuit and various parastics, *Proc. Int. Symp. on Power Semiconductor Devices,* 112–117, 1992.
- 17. M. Bakowski and U. Gustafsson, The two basic failure modes in the GTO modeling and experiment, *Proc. 1995 Int. Symp. on Power Semiconductor Devices,* 354–368, 1995.
- 18. T. Yatsuo et al., Ultrahigh-voltage high-current gate turn-off thyristors, *IEEE Trans. Electron Devices,* **ED-31**: 1681–1686, 1984.
- 19. P. D. Taylor, W. J. Findlay, and R. T. Denyer, High-voltage highcurrent GTO thyristors, *IEE Proc.,* **132** (6): 238–243, 1985.
- 20. T. Yatsuo, S. Kimura, and Y. Satou, Design considerations for large-current GTO's, *IEEE Trans. Electron Devices,* **ED-36**: 1196– 1202, 1989.
- 21. C. M. Johnson et al., Correlation between local segment characteristics and dynamic current redistribution in GTO power thyristor, *Proc. 1991 Int. Symp. Power Semiconductor Devices,* 121– 127, 1991.
- 22. H. Matsuda et al., 2.5kV–800A monolithic reverse conducting gate turn-off thyristor, *IEEE Conf. Record, Industrial Applications Soc. Meeting,* 871–875, 1985.
- 23. O. Hashimoto et al., 4.5 kV 3000A high power reverse conducting gate turn-off thyristor, *IEEE Power Electronics Specialists Conf. Record,* 915–920, 1988.
- 24. T. Nagano et al., A snubberless GTO, *IEEE Power Electronics Specialists Conf. Record,* 383–387, 1982.
- 25. F. Wirth, High speed, snubberless operation of GTO's using a new gate drive technique, *IEEE Conf. Record, Industrial Applications Soc. Meeting,* 453–457, 1986.
- 26. H. Grüning et al., High-power hard-driven GTO module for 4.5kV/3kA snubberless operation, *Proc. Power Conversion Intelligent Motion (PCIM),* 169–183, 1996.
- 27. S. Eicher et al., Punchthrough type GTO with buffer layer and homogeneous low efficiency anode structure, *Proc. 1996 Int. Symp. Power Semiconductor Devices,* 261–264, 1996.
- 28. K. Satou et al., A new high power device GCT (gate commutated turn-off) thyristor, *7th European Conf. on Power Electronics and Applications* (ECPEA) '97, 1997.
- 29. H. Yonezawa et al., Self-commutated back-to-back system using gate-turn-off thyristor, *Proc. IEEJ Power and Energy Soc., Annual Conf.,* session II, 1024–1026, 1997.

TSUTOMU YATSUO Hitachi Ltd.

THYRISTORS, INVERTER. See INVERTER THYRISTORS.