686 INVERTER THYRISTORS

INVERTER THYRISTORS

Thyristors are typically three-terminal devices that have at least a four-layer structure (i.e., three *p–n* junctions) for the main power handling section of the device. The control terminal of the thyristor, called the gate electrode, may be connected to an integrated and extremely complicated structure as part of the device. The other two terminals, called the anode and cathode, handle the high applied potential and con-

ward current flows). Some thyristors are also controllable in switching from forward-conduction back to a forward-blocking **THYRISTOR BEHAVIOR** state. The particular design of a thyristor will often determine

peres) generally make use of power bipolar transistors, power
metal-oxide-silicon-field-effects-transistor (MOSFETs) or in-
sulated gate bipolar transistors (IGBTs) as the main switch-
A high resistivity region of silicon Diodes are used throughout all levels of power conditioning

A thyristor used in some ac power circuits (50 Hz or 60 Hz control devices, because they are generally turned from a specified phase angle of the applied sinusoidal anode–cathode amplitude and frequency into ac power at another amplitude and frequency, and must generally switch on and off relatively quickly. A typical application for the second class of thyristors is in converting a dc voltage or current into an ac voltage or current. A circuit that performs this operation is often called an inverter, and the associated thyristors used are referred to as inverter thyristors.

There are four major types of thyristors: (1) silicon-controlled rectifier (SCR), (2) gate turn-off thyristor (GTO), (3) MOS-controlled thyristor (MCT) and its various forms, and the (4) static induction thyristor (SITh). MCTs are so-named because many parallel enhancement-mode, MOSFET structures of one charge type are integrated into the thyristor for turn-on and many more MOSFETs of the other charge type are integrated into the thyristor for turn-off. MCTs are presently limited to operation at medium-power levels. Other **Figure 1.** Four-layer structure of a thyristor with the corresponding
circuit symbol.
at high-power levels, but these devices are not commonly
available or are produced for specific applications. An SITh or field controlled thyristor (FCTh) has essentially the same construction as a power diode with a gate structure that can duct the major current through the thyristor. Figure 1 shows pinch-off anode current flow. High power SIThs have a sub-
a conceptual view of a typical thyristor with the three $p-n$ surface gate (buried-gate) structure to junctions and the external electrodes labeled. Also shown in
the figure is the thyristor circuit symbol used in electrical
the figure is the divided, and hence larger current densities are
the figure is the hyristor circui

Typically, thyristors are used at the highest energy levels

in power semiconductor devices are made from sili-

in power conditioning circuits because they are designed to

handle the largest currents and voltages of any

sulated gate bipolar transistors (IGBTs), as the main switch-
ing elements because of the relative ease in controlling them semiconductor devices. It is this region, the *n*-base and associ-
semiconductor devices. It is th ing elements, because of the relative ease in controlling them. Semiconductor devices. It is this region, the *n*-base and associ-
Diodes are used throughout all levels of power conditioning ated junction, J_z , of Fig. 1 circuits and systems.
A thyristor used in some ac power circuits $(50 \text{ Hz or } 60 \text{ Hz})$ off state (nonconducting). The *n*-base is typically doped with in commercial utilities or 400 Hz in aircraft) to control ac phosphorous atoms at a concentration of around 10^{14} cm⁻³. power flow can be made to optimize internal power loss at the The *n*-base can be 10s to 100s of μ m thick to support large expense of switching speed. These thyristors are called phase- voltages. High-voltage thyristors are generally made by dif-
control devices, because they are generally turned from a fusing aluminum or gallium into both sur forward-blocking into a forward-conducting state at some wafer to obtain deep junctions with the *n*-base. The doping voltage waveform. A second class of thyristors is used in These *p*-regions can be up to about 10 μ m thick. The cathode association with dc sources or in converting ac power at one region (typically only a few μ m thick) is formed by using phosphorus at a doping density of 10^{18} cm⁻³ to 10^{20} cm⁻³.

a thyristor under forward-applied voltage or forward-conduc- can also be reached, without any gate current, by increasing tion conditions. The higher the forward-blocking voltage rat-
ine forward applied voltage so that carrier multiplication at
ine of the thyristor, the thicker the *n*-base region must be. J_2 increases the internal leaka Increasing the thickness of this high resistivity region, two α 's.
though, results in slower turn-on and turn-off (i.e., longer The though, results in slower turn-on and turn-off (i.e., longer The reverse thyristor characteristic, quadrant III of Fig. 2, switching times and/or lower frequency of switching cycles is determined by the outer two iunction switching times and/or lower frequency of switching cycles is determined by the outer two junctions $(J_1 \text{ and } J_3)$, which because of more stored charge). For example, a device rated are reverse-biased in this operating mo because of more stored charge). For example, a device rated are reverse-biased in this operating mode (applied v_{AK} is nega-
for a forward-blocking voltage of 5 kV will by its physical con-
tive). Symmetric thyristors a struction switch much more slowly than one rated for 100 V. reverse breakdown due to carrier multiplication at an applied In addition, the thicker high resistivity region of the 5 kV reverse potential near the forward breakdown value (opdevice will cause a larger forward voltage drop during conduc- erating point 3 in Fig. 2). The forward and reverse blocking tion than the 100 V device carrying the same current. Impu- junctions are generally fabricated at the same time using a rity atoms, such as platinum or gold, or, electron or proton long (10 to 50 h) high-temperature (\sim 1250°C) diffusion pro-
irradiation are used to create charge-carrier recombination cess producing symmetric blocking cha sites in the thyristor. These recombination sites reduce the the forward blocking capability is reduced below 90% of the minority carrier lifetime. A reduced carrier lifetime shortens reverse capability by the edge termination techniques used. the switching times (in particular the turn-off or recovery These will be discussed later. Asymmetric devices are made time) at the expense of increasing the forward conduction to reach reverse breakdown at a much lower voltage than that drop. There are other effects associated with the relative applied in the forward direction. Asymmetric devices are genthickness and lay-out of the various regions that make up erally used in applications when only forward voltage is to be modern thyristors, but the major trade-off between forward- applied (including many inverter designs). The advantages blocking voltage rating and switching times, and between for- are that the asymmetric thyristors have a lower forward drop ward-blocking voltage and forward voltage drop during con- and shorter switching times, because of a thinner *n*-base, duction should be kept in mind. In signal electronics the anal- than in symmetric devices. ogous trade-off appears as a lowering of amplification to The form of the gate-to-cathode *VI* characteristic of SCRs achieve higher operating frequencies, and is often referred to and GTOs is similar to that of a diode. With positive gate

acteristic in the off- or blocking-state is determined by the drop. When negative gate voltage is applied to an SCR, the center junction, J_2 , which is reverse-biased. The forwardblocking operating point, 1, is shown on the lower portion of the curve in Fig. 2. At this operating point very little current flows through the device. However, if the applied voltage exceeds the forward-blocking voltage, the thyristor switches to its on- or conducting-state (shown as operating point 2). It should be noted that no high-power thyristor will survive being turned on by the application of excessive forward voltage with the exception of those with specific "self-protection" features integrated into them. The effect of gate current is to lower the blocking voltage at which switching takes place.

This switching behavior can be explained in terms of the two-transistor analog shown in Fig. 3. The two transistors are regeneratively coupled so that if the sum of their forward current gains $(\alpha's)$ exceeds unity, each drives the other into satu-
Figure 3. Two-transistor equivalent circuit used to describe the ration. Equation (1) describes the condition necessary for the switching behavior of a thyristor.

thyristor to move from a forward-blocking state into the forward-conduction state. The forward-current gain (expressed as the ratio of collector current to emitter current) of the *pnp* transistor is denoted by α_n , and that of the *npn* as α_n . The center junction, J_2 , is reverse biased under forward-applied voltage (positive v_{AK}). The associated electric field in the depletion region around the junction can result in significant carrier multiplication, denoted as a multiplying factor, *M* [see (2)], on the current components, $I_{\rm co}$ and $i_{\rm G}$.

$$
i_{A} = \frac{MI_{\rm co} + M\alpha_n i_{\rm G}}{1 - M(\alpha_n + \alpha_p)}
$$
(1)

Figure 2. Dc operating characteristic curve for a thyristor and the $\frac{1}{2}$ In the forward-blocking state, the leakage current, I_{∞} , is associated voltages and currents shown on the circuit symbol. small, both $\$ Gate current increases the current in both transistors, increasing their α 's. When the sum of the two α 's equals unity, The first quadrant in Fig. 2 illustrates the dc operation of the thyristor switches to its on-state (latches). This condition J_2 increases the internal leakage current, thus increasing the

> tive). Symmetric thyristors are designed so that J_1 will reach cess producing symmetric blocking characteristics. Usually,

as the gain-bandwidth product. bias, the gate-cathode junction is forward-biased and permits With zero gate current and positive v_{AK} , the forward char- the flow of a large current in the presence of a low-voltage

Figure 4. Initial turn-on of a center-fired SCR showing anode current flow near the cathode region closest to the gate (not to scale).

gate-cathode junction is reverse-biased and prevents the flow thyristors, the entire cathode is never fully in conduction. To

on and the time rate of rise of anode-cathode voltage (dv/dt) mum di/dt limit of about 2000 A/ μ s. Hudgins and Portnoy during turn-off are important parameters to control for ensur- (3) have shown this value to be conservative, and by using ing proper and reliable operation. All thyristors have maxi- excessive gate current under certain operating conditions, an mum limits for di/dt and dv/dt that must not be exceeded. inverter SCR can be operated reliably at 10,000 A/ μ s to Devices capable of conducting large currents in the on-state $20,000$ A/ μ s. are necessarily made with large surface areas through which A GTO takes the interdigitation of the gate and cathode to the current flows. During turn-on, localized areas (near the the extreme. In Fig. 6 a cross section of a GTO shows the gate region) of a device begin to conduct current. The initial amount of interdigitation. A GTO often has cathode islands turn-on of an SCR is shown in Fig. 4. The cross section illus- that are formed by etching the Si. A metal plate can be placed trates how injected gate current flows to the nearest cathode on the top to connect the individual cathodes into a large arregion, causing this portion of the *npn* transistor to begin conducting. The *pnp* transistor then follows the *npn* into conduction such that anode current begins flowing only into a small portion of the cathode region. If the local current density becomes too large (in excess of several thousand amperes per square centimeter), then heating will damage the device. Sufficient time (referred to as plasma spreading time) must be allowed for the entire cathode area to begin conducting before the localized currents become too high and the device's *di/dt* **Figure 5.** Involute (left) and snow-flake (right) patterns for the gaterating is exceeded. In many higher frequency applications of cathode periphery of inverter thyristors.

of current until the avalanche breakdown voltage is reached. prevent *di/dt* failure it is only necessary that the rate of in-In a GTO, a negative gate voltage is applied to provide a low crease of the conduction area generally exceed the *di/dt* rate impedance path for anode current to flow out of the device in such a way that the internal junction temperature does not instead of out the cathode. In this way the cathode region exceed a specific critical value (typically about 350° C). The (base-emitter junction of the equivalent *npn* transistor) turns critical temperature decreases with increasing blocking voltoff, thus pulling the equivalent *npn* transistor out of conduc- age. Sometimes series inductance is added to limit *di/dt* betion. This causes the entire thyristor to return to its blocking low the recommended maximum value though this causes cirstate. The problem with the GTO is that the gate-drive cir- cuit design problems. Another way to increase the *di/dt* cuitry is typically required to sink from 10% to 25% of the rating of a device is to increase the amount of gate-cathode anode current to achieve turn-off. Indeed, in many of the new- periphery. Inverter SCRs are designed so that there is a large est GTOs, the gate current required for turn-off approaches amount of gate edge next to a significant amount of cathode the anode current value (unity turn-off gain). edge. A top surface view of two typical gate-cathode patterns The time rate of rise of anode current (*di/dt*) during turn- is shown in Fig. 5. An inverter SCR often has a stated maxi-

zation is placed so that the gate surrounding each cathode is improvement of GTO performance has caused and will con-
electrically in parallel as well. This construction not only tinue to affect the decline in the use of S electrically in parallel as well. This construction not only tinue to affect the decline allows high di/dt values to be reached as in an inverter SCR very highest power levels. allows high di/dt values to be reached, as in an inverter SCR, very highest power levels.
but also provides the capability to turn off the anode current A summary of some of the maximum rating which must be gate electrode upon reverse biasing of the gate. The move-

lem. This problem is that thyristors can self-trigger into a *forward*-conduction mode from a *forward*-blocking mode if the associated junction capacitances (capacitance at J_2 dominates because it is reverse biased under forward applied voltage). The displacement current contributes to the leakage current, I_{∞} , shown in Eq. (1). SCRs and GTOs, therefore, have a maximum *dv* / *dt* rating that should not be exceeded (typical values are 100 V/ μ s to 1,000 V/ μ s). This mode of turn-on is generally destructive except for a class of two-terminal thyristor devices (RBDTs) specifically designed for *dv/dt* triggering. Switching into a reverse-conducting from a reverse-blocking state due to an applied reverse *dv/dt* is not possible because the values of the reverse α 's of the equivalent transistors can never be made large enough to cause the necessary feedback (latching) effect. An external capacitor is often placed between the anode and cathode of the thyristor to help control the *dv/dt* experienced. Capacitors and other components that are used to form such protection circuits, known as snubbers, are used with all power semiconductor devices. Snubber circuits are discussed in many power electronics texts such as Mohan et al. (4).

SCR and GTO Ratings

All power electronic devices must be derated (e.g., power dissipation levels, current conduction, voltage blocking, and switching frequency must be reduced), when operating above room temperature (defined as about 25°C). Bipolar-type devices like SCRs and GTOs have thermal runaway problems, in that if allowed to conduct unlimited current, these devices will heat up internally causing more current to flow, thus generating more heat, and so forth until destruction.

The present best voltage hold-off ratings for SCRs and GTOs is above 6 kV. Continuing development will push this limit higher. The pulsed current rating for these devices is **Figure 6.** Cross section of a GTO showing the cathode islands. easily tens of kiloamperes. A gate signal of 0.1 A to 100 A peak is typical for triggering an SCR or GTO from forwardblocking into forward-conduction. These thyristors are being rangement of electrically parallel cathodes. The gate metalli-
zation is placed so that the gate surrounding each cathode is
improvement of GTO performance has caused and will con-

but also provides the capability to turn off the anode current A summary of some of the maximum rating which must be
by shunting it away from the individual cathodes and out the considered when choosing a thyristor for a g by shunting it away from the individual cathodes and out the considered when choosing a thyristor for a given application gate electrode upon reverse biasing of the gate. The move- is provided in Table 1. Thyristor types s ment of anode current away from the cathode allows the emit- indicate a maximum rating unique to that device. Both forter-base junction of the equivalent *npn* transistor to recover ward and reverse repetitive and nonrepetitive voltage ratings into a non-conducting state, thus pulling the *npn* and by ne- must be considered, and a properly rated device must be chocessity, the *pnp*, out of conduction. During turn-off, current is sen so that the maximum voltage ratings are never exceeded. decreasing while voltage across the device is increasing. If the In most cases, either forward or reverse voltage transients in forward voltage becomes too high while sufficient current is excess of the nonrepetitive maximum ratings result in destill flowing, then the device will drop back into its conduction struction of the device. The maximum rms or average current mode instead of completing its turn-off cycle. Also during ratings given are usually those which cause the junction to turn-off, the power dissipation can become excessive if the reach its maximum rated temperature. Because the maxicurrent and voltage are simultaneously too large. Both of mum current will depend upon the current waveform and
these turn-off problems can damage the device as well as upon thermal conditions external to the device, the r these turn-off problems can damage the device as well as upon thermal conditions external to the device, the rating is other portions of the circuit. other portions of the circuit.

Another switching problem that occurs is associated pri-

ion angle. The peak single half-cycle surge-current rating tion angle. The peak single half-cycle surge-current rating marily with thyristors, though other power electronic devices must be considered, and in applications where the thyristor suffer some degradation of performance from the same prob-
must be protected from damage by overload must be protected from damage by overloads, a fuse with an $I²t$ rating smaller than the maximum rated value for the deforward-conduction mode from a forward-blocking mode if the vice must be used. Maximum ratings for both forward and rate of rise of forward anode-cathode voltage is too large. This vice must be used. Maximum ratings for bo

Table 1. Thyristor Maximum Ratings Specified by Manufacturers

| Symbol | Definition |
|---|--|
| $V_{\scriptscriptstyle RRM}$ | Peak repetitive reverse voltage |
| $V_{\rm\scriptscriptstyle RSM}$ | Peak nonrepetitive reverse voltage |
| V_{DRM} | Peak repetitive forward off-state voltage |
| $V_{\rm \scriptscriptstyle DSM}$ | Peak nonrepetitive forward off-state voltage |
| $I_{\scriptscriptstyle\mathcal{T}(\scriptscriptstyle rms)}$ | rms forward current |
| $I_{\pi\text{\tiny{AV}}}$ | Average forward current |
| $I_{\scriptscriptstyle TSM}$ | Surge forward current |
| $I_{TGQ}(\mathrm{GTO})$ | Peak controllable current |
| I^2t | Nonrepetitive pulse overcurrent capability |
| $P_{\scriptscriptstyle T}$ | Maximum power dissipation |
| di/dt | Critical rate of rise of on-state current |
| dv/dt | Critical rate of rise of off-state voltage |
| $P_{GM}(P_{FGM}$ for GTO) | Peak gate forward power dissipation |
| $P_{\mathit{\tiny RGM}}(\mathrm{GTO})$ | Peak gate reverse power dissipation |
| $V_{{\scriptscriptstyle R} G M}$ | Peak forward gate voltage |
| $V_{{\scriptscriptstyle RGM}}$ | Peak reverse gate voltage |
| I_FGM | Peak forward gate current |
| $I_{\mathit{RGM}}(\mathrm{GTO})$ | Peak reverse gate current |
| T_{i} | Junction temperature |

Table 2. Typical Thyristor Characteristics Specified by Manufacturers

| Symbol | Definition |
|-----------------------------|---|
| V_{τ_M} | On-state voltage drop (at specified temperature and for- ward current) |
| I_{DRM} | Maximum forward off-state current (at specified tempera- ture and forward voltage) |
| I_{RRM} | Maximum reverse blocking current (at specified tempera- ture and reverse voltage) |
| $V_{\scriptscriptstyle GT}$ | Gate trigger voltage (at specified temperature and for- ward applied voltage) |
| $V_{\scriptscriptstyle GD}$ | Gate nontrigger voltage (at specified temperature and for- ward applied voltage) |
| I_{GT} | Gate trigger current (at specified temperature and for- ward applied voltage) |
| $I_{gt}(\text{GTO})$ | Turn-on time (under specified switching conditions) |
| t_a | Turn-off time (under specified switching conditions) |
| t_{D} | Turn-on delay time (for specified test) |
| $R_{\Theta{JC}}$ | Junction-to-case thermal resistance |

The maximum rated operating junction temperature, T_{J} , temperatures above 0°C, and so further discussion of the temmust not be exceeded, since device performance, in particular perature effects on ionization is not rel perature cannot be measured directly but must be calculated from a knowledge of steady-state thermal resistance, $R_{\theta JC}$, Cathode and Anode Shorts

like the turn-off time listed in Table 2. The turn-on transient
can be divided into three intervals: (1) gate-delay interval, (2)
turn-on of initial area, and (3) spreading interval. The gate-
duced by different processing delay interval is simply the time between application of a turn-on pulse at the gate and the time the initial area turns length and its role in determining the current gain factor, α , on This delay decreases with increasing gate drive current can be found in Sze (6). Referring on. This delay decreases with increasing gate drive current can be found in Sze (6). Referring to Eq. (1), it is seen that a
and is of the order of a few microseconds. The second interval lower applied bias will give a car and is of the order of a few microseconds. The second interval, lower applied bias will give a carrier multiplication factor, the time required for turn-on of the initial area, is quite short. M, sufficient to switch the the time required for turn-on of the initial area, is quite short, typically less than $1 \mu s$. In general, the initial area turned on state into conduction because of this increase of the α 's with is a small percentage of the total useful device area. After the increasing temperature. Placing a shunt resistor in parallel initial area turns on, conduction spreads (spreading interval with the base–emitter junction of the equivalent *npn* transisor plasma spreading time) throughout the device in tens of tor (shown in Fig. 7) will result in an effective current gain, microseconds for small or high-speed inverter devices to hun-
devention that is lower than α_n , as given by Eq. (2), where v_{GK} is
dreds of microseconds for large phase-control devices.
the applied gate-cathode vo

sign that are made to improve the switching times, forward termittent shorts, called cathode shorts, between the *p*-gate

voltage drop during conduction, *dv/dt*, *di/dt*, and other ratings. The improvement in one rating can often result in a lowering of performance with respect to another parameter. The following description of the detailed structure of thyristors is based on device designers' optimization of generally agreed-upon desirable characteristics, such as forward voltage drop during conduction, voltage-blocking capability, switching times, and others.

Temperature Dependence

Several dominant physical parameters associated with semiconductor devices are sensitive to temperature variations, causing their dependent device characteristics to change dramatically. The most important of these parameters are: (1) the minority carrier lifetimes (which control the high-level injection lifetimes), (2) the hole and electron mobilities, (3) the impact ionization collision cross sections, and (4) the free-carrier concentrations (primarily the ionized impurity-atom concentration). Almost all of the impurity atoms are ionized at

and the average power diasipation. For transients or surges,

the transient thermal impedance ($Z_{\rm W}$ c) curve must be used

(provided in manufacturers' data sheets). The maximum aver-

the blocking voltage of the thyris the applied gate-cathode voltage, R_s is the equivalent lumped value for the distributed shunting structure, and the re-**THYRISTOR PHYSICS AND DESIGN** maining factors form the appropriate current factor based on the applied bias and characteristics of the gate–cathode junc-There are many subtleties of power device fabrication and de- tion. The shunt current path is implemented by providing in-

Figure 7. Shunt resistor incorporated to bypass the gate-cathode junction (base–emitter of the *npn* transistor) thus lowering the effective current gain.

region and the *n*⁺-cathode region in the thyristor as illus-
 Figure 9. Thyristor cross section showing anode and cathode shorts.
 Figure 9. Thyristor cross section showing anode and cathode shorts.

$$
\alpha_{n \text{eff}} = \alpha_n \left(\frac{1}{1 + \frac{v_{\text{GK}} \alpha_n}{R_s I_0 e^{\frac{qv_{\text{GK}}}{kT}}} } \right) \tag{2}
$$

ward-conduction mode. As the anode current becomes large, the potential drop across the shunt resistance will be suffi-
cient to forward bias the gate-cathode junction, J_3 , and bring the thyristor into forward conduction. The cathode shorts also The cathode-shorting structure will reduce the gate sensitiv-
provide a path for displacement current to flow without for-
ward hissing *J*. The *du* /*dt* ra ward biasing J_3 . The dv/dt rating of the thyristor is thus im-
proved as well as the forward-blocking characteristics by us-
fying gate (or regenerative gate) is used. When the gate cur-
proved as well as the forward-b proved as well as the forward-blocking characteristics by us-
ing gate (or regenerative gate) is used. When the gate cur-
ing cathode shorts. The shorts do however cause a lowering rent (1) is injected into the p-base thr ing cathode shorts. The shorts do, however, cause a lowering rent (1) is injected into the *p*-base through the pilot gate con-
of cathode current handling capability because of the loss of tact (Fig. 10), electrons are i of cathode current handling capability because of the loss of tact (Fig. 10), electrons are injected into the *p*-base by the n^+ some of the cathode area $(n^+$ -region) to the shorting pattern, emitter with a certain em some of the cathode area $(n^{\text{+}}$ -region) to the shorting pattern, emitter with a certain emitter injection efficiency. These elec-
an increase in the necessary gate current to obtain switching trons traverse through the an increase in the necessary gate current to obtain switching trons traverse through the *p*-base (time taken for this process
from forward-blocking to forward-conduction, and an increase is called the transit time) and ac from forward-blocking to forward-conduction, and an increase is called the transit time) and accumulate near the depletion in complexity of manufacturing of the thyristor. The cathode region. This negative charge accumulation leads to injection
shorts consume about 5% of the cathode area of a phase-con-
of holes from the anode. At this time th shorts consume about 5% of the cathode area of a phase-con-

manner that cathode shorts reduce α_n) as well as the cathode pilot anode current corresponds to the initial sharp rise in the

shorts. An illustration of this is provided in Fig. 9. In this structure both J_1 and J_3 are shorted so that the forwardblocking capability of the thyristor is completely determined Low values of anode current (e.g., those associated with an by the avalanche breakdown characteristics of J_2 . Anode
increase in temperature under forward-blocking conditions)
will result in the complete loss of reverse

trol device and 10% to 20% of an inverter-grade device. a certain delay, dictated by the *p*-base transit time, and the A further increase in forward-blocking capability can be pilot anode current (2) begins to flow through a small region obtained by introducing anode shorts (reduces α_p in a similar near the pilot gate contact as shown in Fig. 10. This flow of

Figure 8. Cross section showing cathode shorts implemented on a **Figure 10.** Cross section of a thyristor showing the turn-on process thyristor. with an amplifying gate structure.

anode current waveform (Phase I), shown in Fig. 11. The device then goes into Phase II, during which the anode current remains farily constant, suggesting that the resistance of the region has reached its lower limit. This is due to the fact that the pilot anode current 2 takes a finite time to traverse The *n*-base in a thyristor operates under high-level injection
through the *n*-base laterally and become the gate current for conditions and as such can be assumed trons which traverse the *p*-base vertically and after a certain transport describes the behavior with an associated finite time (transit time of the *n*-base) reach the depletion re-
teristic diffusion length given in Eq. finite time (transit time of the p -base) reach the depletion region. The time taken by these processes is the reason for observing this characteristic Phase II interval. The width of the Phase II interval is comparable to the switching delay, suggesting that the *p*-base transit time is of primary importance. where the ambipolar diffusivity, D_a , is given by Eq. (6). Once the main cathode region turns-on, the resistance of the device decreases and the anode current begins to rise again (transition from Phase II to Phase III). From here on the plasma spreading velocity will dictate the rate at which the conduction area will increase. The current density during The potential drop across the center section of the $p-i-n$
Phase I and Phase II can be quite large, leading to a consider-
structure can be found from the ambinolar Phase I and Phase II can be quite large, leading to a consider-
able increase in the local temperature, and device failure if it from Herlett (11) A defined parameter B is given in Eq. (7) is operated in excess of the manufacturer's specifications. It can be concluded that the amplifying gate will increase gate sensitivity at the expense of some *di/dt* capability, as demonstrated by Sankaran et al. (7). This lowering of *di/dt* capability can be somewhat offset by an increase in gate-cathode interdigitation as previously illustrated in Fig. 5.

Forward-Conduction and Temperature

It is well-known that recombination centers are more efficient at lower temperatures. This shows up as a decrease in the effective carrier lifetime and hence a larger potential drop during forward conduction and a shorter recovery time during turn-off, as shown by Hudgins et al. (8). The *n*-base in a thyristor is under high-level injection conditions during forward conduction and as such, recombination events there are described by the effective high-level carrier lifetime, τ_{HL} .

A plot of the anode current during turn-off, at various temperatures, for a typical GTO is shown in Fig. 12. The associated high-level lifetime values at each temperature can be extracted by using an exponential fit to the tail current during turn-off. From the curves, the temperature dependence be- **Figure 12.** GTO anode current during turn-off at various operating tween -125° and 125° C is approximately given by Eq. (3). The temperatures.

temperature exponent, α is 0.36 for the currents in Fig. 12. The values of the prefactor and the temperature coefficient in Eq. (3) will vary slightly depending on the details of device fabrication and design.

$$
\tau_{\rm HL} = 2.5 \times 10^{-7} \left(\frac{T}{300}\right)^{\alpha} \tag{3}
$$

Electron and hole mobilities increase as the lattice temperature decreases because of reduced phonon interaction. Below about -175° C the mobilities decrease because of impurity scattering. For the temperature range of interest this last scattering effect is negligible so that the mobilities are considered to only decrease as the temperature increases above room temperature. Empirical temperature dependencies for the electron, μ_n , and hole, μ_n , mobilities are taken from Arora **Figure 11.** Anode current waveform during turn-on at a high *di/dt* et al. (9). The room temperature parameters for the electron level. mobility are taken from Baccarani et al. (10). A useful relation is the ratio of the mobilities, b , given in Eq. (4) as:

$$
b = \frac{\mu_n}{\mu_p} = 2.75 \left(\frac{T}{300}\right)^{-0.22} \tag{4}
$$

through the *p*-base laterally and become the gate current for conditions and as such can be assumed to behave similarly to the main cathode area. The n^+ emitters start to inject elec- a $p-i-n$ structure during forward the main cathode area. The n^+ emitters start to inject elec- a $p-i-n$ structure during forward conduction. Ambipolar trons which traverse the *p*-base vertically and after a certain transport describes the behavior with

$$
L_{\rm a} = \sqrt{D_{\rm a} \tau_{\rm HL}}\tag{5}
$$

$$
D_{\rm a} = \frac{2kT}{q} \cdot \frac{\mu_n \mu_p}{\mu_n + \mu_p} \tag{6}
$$

from Herlett (11). A defined parameter, B , is given in Eq. (7).

694 INVERTER THYRISTORS

$$
B = \frac{\mu_n - \mu_p}{\mu_n + \mu_p} = \frac{2.75 \left(\frac{T}{300}\right)^{-0.22} - 1}{2.75 \left(\frac{T}{300}\right)^{-0.22} + 1} \tag{7}
$$

From Eqs. (3)–(7) and the solution given by Herlet (11) and Hudgins (8), an approximate relation between the temperature and the forward potential drop across the *n*-base of a thyristor is found as shown in Eq. (8). Carrier-carrier scattering, Auger recombination, and recombination in the *p*- and *n*emitters have not been directly taken into account in the deri-
vation of Eq. (8). The recombination effects become particu-
larly more important as the temperature drops below -100° C main n^+ region. (175 K) because the temperature dependence of the high-level

lifetime changes from the simple form given in Eq. (3).

Including the junction potential drops in the device, the

including the junction potential drops in the device, the

tion in Fig. 14. By forcing the potential over

$$
V_n = \frac{kT}{q} \left\{ \frac{8b}{(b+1)^2} \cdot \frac{\sinh\left(\frac{d}{L_a}\right)}{\sqrt{1 - B^2 \tanh^2\left(\frac{d}{L_a}\right)}}\right\}
$$

.\n
$$
\arctan\left[\sqrt{1 - B^2 \tanh^2\left(\frac{d}{L_a}\right)} \cdot \sinh\left(\frac{d}{L_a}\right)\right] \qquad (8)
$$

$$
+ B \ln \left[\frac{1 + B \tanh^2\left(\frac{d}{L_a}\right)}{1 - B \tanh^2\left(\frac{d}{L_a}\right)}\right] \right\}
$$

$$
J = \frac{2qD_a n_i}{d}
$$

$$
\cdot \left[\frac{d}{L_a} \tanh\left(\frac{d}{L_a}\right)\right] \left[1 - B^2 \tanh^4\left(\frac{d}{L_a}\right)\right]^{-1/2} e^{-qV_n/2kT} \qquad (9)
$$

$$
\cdot e^{qV_{\text{AK}}/2kT}
$$

Thyristors are often made with planar diffusion technology to taining a stable blocking voltage characteristic over the life of create the cathode region. Formation of these regions creates cylindrical curvature of the metallurgical gate-cathode junction. Under reverse bias, the curvature of the associated depletion region results in electric field crowding along the curved section of the n^+ diffused region. The field crowding seriously reduces the breakdown potential below that expected for the bulk semiconductor. A floating field ring, an extra n^+ diffused region with no electrical connection at the surface, is often added to modify the electric field profile and thus reduce it to a value below or at the field strength in the bulk. An illustration of a single floating field ring is shown in Fig. 13. The spacing, *W*, between the main cathode region and the field ring is critical. Multiple rings can also be employed **Figure 14.** Cross section of a thyristor with a field plate used to to further modify the electric field in high-voltage rated thy- lower the electric field intensity near the curved portion of the *n* ristors. Another common method for altering the electric field region.

rings or field plates to promote bulk breakdown and limit leakage current at the surface. Controlled bevel angles can be created using lapping and polishing techniques during production of large-area thyristors. Two types of bevel junctions can be created: (1) a positive bevel defined as one in which the junction area decreases when moving from the highly doped to the lightly doped side of the depletion region, and (2) a negative bevel defined as one in which the junction area increases when moving from the highly doped to the lightly doped side of the depletion region. In practice, the negative bevel must be lapped at an extremely shallow angle to reduce the surface field below the field intensity in the bulk. All positive bevel angles between 0° and 90° result in a lower surface field than in the bulk. Figure 15 shows the use of a positive bevel for the J_1 junction and a shallow negative bevel for the J_2 and J_3 junctions on a thyristor cross-section to make maximum use of the Si area for conduction and still reduce the surface electric field. The beveling and passivation reduces the electric field strength to a level at which the passivation **Surface and Edge Terminations** materials (varnishes or RTV rubbers) are capable of main-

and pn^+ junctions) used for edge termination on large-area thyristors.

Thyristors are available in a wide variety of packages, from alreabors and high voltage de to a inverters have a meak
small plastic ones for low-power (i.e., TO-247), to stud-mount devices, by Watanabe et al. (19), can bl ductance, low-resistance, device interconnect configuration. The balance of the assembly is typical for module manufac- **BIBLIOGRAPHY** turing with attachment of shells, use of dielectric gels, and hard epoxies and adhesives to seal the finished module. 1. J. L. Hudgins, A review of modern power semiconductor elec-

The highest power handling devices continue to be bipolar 3. J. L. Hudgins and W. M. Portnoy, High di/dt pulse switching of thyristors. High powered thyristors are large diameter de- thyristors, *IEEE Trans. Power Electron.,* **2**: 143–148, 1987. vices, some well in excess of 100 mm. Some effort in improv- 4. N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electron*ing the voltage hold-off capability and overvoltage protection *ics—Converters, Applications, and Design,* 2nd ed., New York: Wiof conventional SCRs is underway by incorporating a lateral ley, 1995, pp. 669–695. high resistivity region to help dissipate the energy during 5. S. Menhart, J. L. Hudgins, and W. M. Portnoy, The low temperabreakover, Shimizu et al. (14). This is a device that incorpo- ture behavior of thyristors, *IEEE Trans. Electron. Devices,* **39**: rates some self-protection from excessive *dv/dt* values re- 1011–1013, 1992. ferred to earlier. Most effort, though, is being placed in the 6. S. M. Sze, *Physics of Semiconductor Devices,* 2nd ed., New York: further development of high performance GTO thyristors be- Wiley, 1984, pp. 140–147. cause of their controllability and to a lesser extent in optically 7. V. A. Sankaran, J. L. Hudgins, and W. M. Portnoy, Role of the triggered structures that feature gate circuit isolation. amplifying gate in the turn-on process of involute structure thy-

High voltage GTO thyristors with symmetric blocking ca- ristors, *IEEE Trans. Power Electron.,* **5**: 125–132, 1990. pability require thick *n*-base regions to support the high elec- 8. J. L. Hudgins et al., Temperature effects on GTO characteristics, tric field. The addition of an n^+ buffer layer next to the p^+ - IEEE IAS Annu. Mtg. Rec., 1994, pp. 1182–1186.

anode allows high voltage blocking and a low forward voltage drop during conduction because of the thinner *n*-base required. Cylindrical anode shorts have been incorporated to facilitate excess carrier removal from the *n*-base during turnoff and still retain the high blocking capability, Ogura et al. (15). Some of the design trade-offs between the *n*-base width and turn-off energy losses in these structures have been discussed by Yatsuo et al. (16). A similar GTO incorporating an n^+ -buffer layer and a *pin* structure has been fabricated by **Figure 15.** Cross section of a thyristor showing the steep positive
bevel (17), that can control up to 1 kA (at a forward
bevel (lower pn⁻ junction) and a shallow negative bevel (upper pn⁻
and nt⁺ junctions) used f kV in the forward direction, interrupt a peak current of 3 kA, and has a turn-off gain of about 5 kA, Takahashi et al. (18).

the device. More details of the use of beveling can be found in Optically gated thyristors have traditionally been used in Ghandi (12) and Baliga (13). **power utility applications where series stacks of devices are** power utility applications where series stacks of devices are necessary to achieve the high voltages required. Isolation be-**Packaging** tween gate drive circuits for circuits such as static var com-

- tronic devices, *Microelectron. J.,* **24**: 41–54, Jan., 1993.
- **FUTURE TRENDS FOR THYRISTORS** 2. S. M. Sze, *Physics of Semiconductor Devices,* 2nd ed., New York: Wiley, 1984, pp. 99–108.
	-
	-
	-
	-
	-
	-

696 INVESTMENT

- 9. N. D. Arora, J. R. Hauser, and D. J. Roulston, Electron and hole mobilities in silicion as a function of concentration and temperature, *IEEE Trans. Electron. Devices,* **ED-29**: 292–295, 1982.
- 10. G. Baccarani and P. Ostoja, Electron mobility empirically related to the phosphorus concentration in silicon, *Solid State Electron.,* **18**: 579–580, 1975.
- 11. A. Herlet, The forward characteristic of silicon power rectifiers at high current densities, *Solid State Electron.*, **11** (8): 717–742, 1968.
- 12. S. K. Ghandi, *Semiconductor Power Devices—Physics of Operation and Fabrication Technology,* New York: Wiley, 1977, pp. 63–84.
- 13. B. J. Baliga, *Power Semiconductor Devices,* Boston: PWS Publishing, 1996, pp. 91–110.
- 14. Y. Shimizu et al., An overvoltage, self-protected thyristor with high breakover power endurance, *IEEE Trans. Electron. Devices,* **38**: 913–916, 1991.
- 15. T. Ogura et al., 6000-V gate turn-off thyristors (GTO's) with *n*buffer and new anode short structure, *IEEE Trans. Electron Devices,* **38**: 1491–1496, 1991.
- 16. T. Yatsuo, Y. Satou, and S. Murakami, Electrical characteristics of a pnipn GTO, *Proc. EPE-MADEP '91,* 1991, pp. 352–356.
- 17. M. Kekura et al., 8000 V, 1000 A gate turn-off thyristor with low on-state voltage and low switching loss, *IEEE PESC Rec.,* 1989, pp. 330–336.
- 18. Y. Takahashi et al., 6 kV 3000 A high power reverse conducting GTO thyristor, *Proc. EPE-MADEP '91,* 1991, pp. 369–373.
- 19. M. Watanabe et al., A 115-mm ϕ 6-kV 2500-A light-triggered thyristor, *IEEE Trans. Electron. Devices,* **37**: 285–289, 1990.
- 20. M. Saito et al., 1200 V, 20 A integrated light triggered and quenched static induction thyristor (LTQ SI thyristor), *IEEE PESC Rec.,* 1989, pp. 322–329.
- 21. B. Beker et al., Parasitic parameter extraction of PEBB module using VTB technology, *IEEE IAS Annu. Mtg. Rec.,* 1997, pp. 467–471.

JERRY L. HUDGINS University of South Carolina