



IBM System/360 Principles of Operation

This manual is a comprehensive presentation of the characteristics, functions and features of the IBM System/360. The material is presented in a direct manner assuming that the reader has a basic knowledge of IBM data processing systems and has read the IBM System/360 Systems Summary, Form A29-221-0. This manual is useful for individual study, as an instruction aid, and as a machine reference manual.

The manual defines System/360 operating principles, central processing unit, instructions, system control panel, branching, status coding, interruptor system, and input/output operations.

Descriptions of specific input/output devices used with System/360 appear in separate publications. Also, details unique to each model of the System/360 appear in separate publications.



Copies of this and other maps publications can be obtained through most Branch Offices.
Address correspondence concerning the sale of this publication to:
West Corporation, Customer Manual, Dept. 1198, P.O. Box 3200, Indianapolis, N. Y. 12002

Contents

IBM System/360		
General-Purpose Design	5	54
Compatibility	6	54
System Programs	6	54
System Alerts	6	54
Multiprocessor Operation	6	54
Input/Output	7	54
Technology	7	54
System Structure	7	55
Main Storage	7	55
Implementation Formats	7	55
Addressing	8	55
Information Fetching	8	55
Central Processing Unit	9	55
Control Registers	9	55
Floating-Point Registers	9	55
Arithmetic and Logic Unit	9	55
Fixed-Point Arithmetic	10	55
Data Format	10	55
Floating-Point Arithmetic	11	55
Instruction Format	11	55
Logical Operations	12	55
Program Description	12	55
Instruction Format	12	55
Address Generation	12	55
Sequential Instruction Processing	12	55
Branching	13	55
Program Status Word	13	55
Interrupts	13	55
Protection Features	14	55
Timer Features	14	55
Direct Control Features	14	55
Multiprocessor Features	14	55
Input/Output	15	55
Input/Output Device and Control Cells	15	55
Input/Output Interface	15	55
Channels	15	55
Input/Output Instructions	15	55
Input/Output Operation Initiation	15	55
Input/Output Commands	15	55
Input/Output Connection	15	55
Input/Output Interrupts	15	55
System Control Feature	16	55
System Control Panel Functions	16	55
Operation Control Section	16	55
Operation Instruction Set	16	55
Customer Engineering Section	16	55
Fixed-Point Arithmetic	17	55
Data Format	17	55
Number Representation	17	55
Condition Codes	17	55
Instruction Format	17	55
Instructions	18	55
Load	18	55
Load Immediate	18	55
Load and Test	18	55
Load Complement	18	55
Load Positive	18	55
Load Negative	18	55
Load Multiply	18	55
Add	18	55
Add Halfword	18	55
Add Doubleword	18	55
Subtract	18	55
Subtract Halfword	18	55
Subtract Doubleword	18	55
Compare	18	55
Compare Halfword	18	55
Multiply	18	55
Multiply Halfword	18	55
Divide	18	55
Convert to Binary	18	55
Convert to Decimal	18	55
Move	18	55
Store Halfword	18	55
Store Multiword	18	55
Shift Left Single	18	55
Shift Right Single	18	55
Shift Left Double	18	55
Shift Right Double	18	55
Fixed-Point Arithmetic Exceptions	19	55
Floating-Point Arithmetic	19	55
Data Format	19	55
Number Representation	19	55
Condition Codes	19	55
Instruction Format	19	55
Instructions	20	55
Add	20	55
Subtract	20	55
Multiply	20	55
Divide	20	55
Store	20	55
Precision	20	55
Floating-Point Arithmetic Exceptions	20	55
Floating-Point Arithmetic	21	55
Data Format	21	55
Number Representation	21	55
Condition Codes	21	55
Instruction Format	21	55
Instructions	22	55
Load	22	55
Load Immediate	22	55
Load and Test	22	55
Load Complement	22	55
Load Positive	22	55
Load Negative	22	55
Load Multiply	22	55
Add	22	55
Add Halfword	22	55
Add Doubleword	22	55
Subtract	22	55
Subtract Halfword	22	55
Subtract Doubleword	22	55
Compare	22	55
Compare Halfword	22	55
Multiply	22	55
Multiply Halfword	22	55
Divide	22	55
Convert to Binary	22	55
Convert to Decimal	22	55
Move	22	55
Store Halfword	22	55
Store Multiword	22	55
Shift Left Single	22	55
Shift Right Single	22	55
Shift Left Double	22	55
Shift Right Double	22	55
Logical Operation Description	22	55
Branching	23	55
Normal Sequence Operation	23	55
Segmented Operation Exceptions	23	55
Decoding/Masking	24	55
Instruction Formats	24	55
Branch Instructions	25	55
Branch On Condition	25	55
Branch and Link	25	55
Branch On Count	25	55
Branch On Index/EIP	25	55
Branch On Index, low or Equal	25	55
Branching Exceptions	25	55

State-Switching	87	Blocking of Data	91
Program Status	87	Character Address Word	92
Problem Status	87	Character Command Word	96
Wait State	87	Control Code	97
Mark/End	88	Definition of Memory Area	97
Stopper State	88	Channel	98
Storage Protection	89	Skipping	100
Area Identification	89	Program-Controlled Interruption	101
Priority Action	89	Comments	101
Location Protection	89	Termination of Input/Output Operations	104
Program Status Word	90	Types of Interruption	104
Memory Content	90	Input/Output Instructions	105
Direct Address Selection	90	Channel Status Word	105
Variable-addr. Indirection	91	Unit Status Condition	105
System Switches	91	Channel Status Conditions	106
Instruction Format	91	Content of Channel Status Word	106
Instructions	91	 	
Load IBMW	92	System Control Functions	117
Set Processor Mask	92	System Reset	117
G/I System Mask	92	Slow and Display	117
Supervisor Call	92	Initial Program Loading	118
Set Storage Key	93	Operator Control Section	118
Load Storage Key	93	Emergency Pull Switch	118
Write Protect	93	Power-On Key	118
Read Direct	93	Power-Off Key	118
Diagnose	94	Interrupt Key	118
Status-switching Recognition	94	Wait Light	118
Interruptions	96	Normal Light	118
Interrupt Action	96	Service Light	118
Instruction Reception	97	Test Light	118
Source Identifier or	97	Load Light	118
Location Identifier	97	Load-Off Switch	118
Input/Output Interruption	98	Load Key	118
Program Interruption	98	Pushing-Release Key Set-on	118
Cpu-on Timer	98	Cpu-on Interruption Section	121
Prefixed-Operation Reception	98	System-Buset Key	121
Procedure Reception	98	Stop Key	121
Protection Reception	98	Reset Switch	121
Addressing Reception	99	Start Key	121
Specification Reception	99	Storage Select Switch	121
Data Transfer	99	Address Switch	121
Fixed-Point-Overflow Reception	99	Data Switches	121
Need-Pt-in-Dict's Reception	99	Slow Key	121
Divide-Overflow Reception	99	Display Key	121
Decimal-Device Reception	99	Set-Off Key	121
Exponent-Overflow Reception	99	Address/Display Switch	121
Exponent-Minus-Nine Reception	99	Alternate-Pulse Light	121
Significance Reception	99	Customer Architecture Section	121
Floating-Point Divide Reception	99	 	
Significance II Reception	99	Appendix	122
External Interruptions	99	A. Instruction-List Examples	122
Other	99	Assembly Language Examples	124
Internal Key	99	B. Fixed Point and Two's Complement Notation	124
Internal Signal	99	C. Fix in CPU in Assembly	125
Priority of Interruptions	99	D. Powers of Two Table	125
Interrupt Reception	99	E. Hexadecimal Decimal Conversion Table	126
Input/Output Operations	101	F. FDDIIC and ASCLL (Fast-coded) Codes	126
Assignment of Input/Output Devices	101	G. Instructions	142
Input/Output Devices	101	Data Formats	142
Control Units	101	Hex-Decimal Representation	142
Channels	101	Identifiers by Format Type	142
System Operation	101	Control Word Formats	143
Compatibility of Operation	101	Operands	143
Control of Input/Output Devices	101	Format and Address Assignment	143
Input/Output Device Addressing	101	Condition Code Setting	147
Instruction Reception Handling	101	Instruction Action	148
Status of the Input/Output System	101	Instruction Length Encoding	148
Base of the I/O Input/Output System	101	Program Interruptions	149
Operation Units	101	Edition	151
Instruction Format	101	System Control Panel	151
Type of Input	102	Input/Output Operators	152
Start I/O	102	Time and Method of Creating and Closing Streams	152
Test I/O	102	In-linefiles	152
Hold I/O	102	Filehandles That May Differ Among Models	153
Test Charged	103	Miscellaneous List of Instructions	153
Execution of Input/Output Operations	103	List of Instructions by Address and Function	153
	103	Index of Instruction Formats by Address	162

The IBM System/360 is a solid-state program-compatible data processing system providing the speed, precision, and data manipulation versatility demanded by the challenge of commerce, science, and industry. System/360, with advanced logical design implemented by microminutiae technology, provides a new dimension of performance, flexibility, and reliability. This dimension makes possible a truly more efficient systems approach to all areas of information processing, with economy of implementation and ease of use. System/360 is a single, coordinated set of new data processing components intended to replace the old logical structure with an advanced creative design for present and future application.

The logical design of System/360 permits efficient use at several levels of performance with the preservation of upward and downward program compatibility. Extremely high performance and reliability requirements are met by combining several models in one multisystem using the multisystem feature.

General-Purpose Design

System/360 is a general purpose system designed to be tailored for commercial, scientific, communications, or control applications. A Standard instruction set provides the basic computing function of the system. To this set a decimal feature may be added to provide a Commercial instruction set or a floating-point feature may be added to provide a Scientific instruction set. With the storage selective feature added to the commercial and scientific features, a General set is obtained. Direct control and data features may be added to satisfy requirements for time-shared systems to allow load-sharing or to satisfy real-time needs.

System/360 can accommodate large quantities of addressable storage. The markedly increased capacities over other present storage is provided by the combined use of high speed storage of medium size and large capacity storage of medium speed. Thus the requirements for both performance and size are satisfied in one system by incorporating a hierarchy of storage units. The design also anticipates future development of even greater storage capacities. System/360 incorporates a standard method for attaching input/output devices differing in function, data rate,

and access time. As individual System/360 is obtained by selecting the system components most suited to the applications from a wide variety of alternatives in internal performance, functional ability, and input/output output (200).

Models of System/360 differ in storage speed, width (the amount of data obtained in each instruction access), register width, and capability of simultaneous processing. Yet these differences do not affect the logical appearance of System/360 to the programmer. Several tools permit a wide choice in internal performance. The range is such that the ratio of internal performances between the largest and the smallest model is approximately 50 for scientific computation and 16 for commercial processing.

Compatibility

All models of System/360 are upward and downward program compatible, that is, any program gives identical results on any model. Compatibility allows for ease in systems growth, convenience in systems building, and simplicity in education.

The compatibility rule has three limitations:

1. The systems facilities used by a program should be the same in each case. Thus, the optional core features and the storage capacity, as well as the quantity, type, and priority of I/O equipment, should be equivalent.

2. The program should be independent of the relation of instruction execution times and of I/O data rates, access times, and command execution times.

3. The compatibility rule does not apply to detail functions for which neither frequency of occurrence nor usefulness of result warrants identical action in all models. These functions, all explicitly identified in this manual, are concerned with the handling of invalid programs and machine malfunctions.

System Program

Interplay of equipment and program is an essential consideration in System/360. The system is designed to operate with a supervisory program that coordinates and executes all I/O instructions, handles exceptional conditions, and supervises scheduling and execution of multiple programs. System/360 is able to

efficient switching from one program to another, as well as for the relocation of programs in storage. In the problem program, the supervisory program and the equipment are indistinguishable.

System Alerts

The interruption system permits the CPU automatically to change state as a result of conditions arising outside of the system, in I/O units, or in the CPU itself. Interruption switches the CPU from one program to another by changing not only the instruction address but all essential machine-status information.

A storage protection feature permits one program to be preserved when another program erroneously attempts to store information in the area assigned to the first program. Protection does not cause any loss of performance. Storage operations initiated from the CRT, as well as those initiated from a channel, are subject to the protection procedure.

Programs are checked for correct instructions and data as they are executed. This policing-action identifies and separates program errors and machine errors. Thus, program errors cannot create machine checks since each type of error causes a unique interruption. In addition to an interruption due to machine malfunction, the information necessary to identify the error is recorded automatically in a predetermined storage location. This procedure appreciably reduces the mean-time to repair a machine fault. Moreover, operator errors are reduced by minimizing the active manual controls. To reduce accidental operator errors, operator controls are I/O devices and function under control of the system programs.

Multisystem Operation

Several models of System/360 can be combined into one multi-system configuration. Three levels of communication between CPU's are selectable. Fastest in capacity, and moderately fast in response, is communication by means of shared I/O device. For example,

a disk file. Faster transmission is obtained by direct connection between the channels of two individual systems. Finally, storage may be shared in some models between two CPUs, making information exchange possible at storage speeds. These modes of communication are supplemented by permitting one CPU to be interrupted by another CPU and by making direct status information available from one CPU to another.

Input/Output

Channels provide the data path and control for I/O devices as they communicate with the CPU. In general, channels operate asynchronously with the CPU and, in some cases, a single data path is made up of several subchannels. When this is the case, the single data path is shared by several low-speed devices, for example, card readers, punches, printers, and terminals. This channel is called a multiplexor channel. Channels that are not made up of several such subchannels can operate at higher speed than the multiplexor channels and are called selector channels. In every case, the amount of data that comes into the channel in parallel from an I/O device is a byte. All channels or subchannels operate the same and respond to the same I/O instructions and commands.

Each I/O device is connected to one or more channels by an I/O interface. This I/O interface allows attachment of present and future I/O devices without altering the instruction set or channel function. Control words are used where necessary to make the internal connections of the I/O device to the interface. Flexibility is enhanced by optional access to a control unit or device from either of two channels.

Technology

System/360 employs solid-logic integrated components, which in themselves provide advanced equipment reliability. These components are also faster and smaller than previous components and lend themselves to automated fabrication.

The basic structure of a System/360 consists of main storage, a central processing unit (CPU), the selector and multiplexor channels, and the input/output devices attached to the channel through control units. It is possible for systems to communicate with each other by means of shared I/O devices, a channel, or shared storage. Figure 1 shows the basic organization of a single system.

Main Storage

Storage units may be either physically integrated with the CPU or constructed as stand-alone units. The storage cycle is not directly related to the internal cycling of the CPU, thus permitting selection of optimum storage speed for a given word size. The physical differences in the various main-storage units do not affect the logical structure of the system.

Fetching and saving of data by the CPU are not affected by any concurrent I/O data transfer. If two operation refers to the same storage location as the CPU operation, the access are granted in a sequence in which they are requested. If the first reference changes the contents of the location, any subsequent storage references obtain the new contents. Concurrent I/O and CPU references to the same storage location never cause a machine-check indication.

Information Formats

The system transmits information between main storage and the CPU in units of eight bits, or a multiple of eight bits at a time. An eight-bit unit of information is called a byte, the basic building block of all formats. A ninth bit, the parity or check bit, is transmitted with each byte and carries parity on the bytes. The parity bit cannot be altered by the program; its only effect is to cause an interruption when a parity error is detected. References to the size of data fields and registers, therefore, exclude the associated parity bits. All storage capacities are expressed in number of bytes provided, regardless of the physical word size actually used.

Bytes may be handled separately or grouped together in fields. A *halfword*, e.g., is a group of two consecutive bytes and is the basic building block of instructions. A *word* is a group of four consecutive bytes. A *double word* is a field consisting of two words (Figure 2). The location of a byte field or group of bytes is specified by the address of its leftmost byte.

The length of fields is either implied by the operation to be performed or stated explicitly as part of the instruction. When the length is implied, the information is said to have a fixed length, which can be either one, two, four, or eight bytes.

When the length of a field is not implied by the




Figure 1. IBM System/360 Basic Logical Structure.

operation code, but is stated explicitly, the information is said to have variable-field length. Variable-length operands are variable in length by increments of one byte.

Within any program format or any fixed-length operand format the bits making up the format are consecutively numbered from left to right starting with the number 0.




Figure 2. Sample Information Formats

Addressing

Byte locations in storage are consecutively numbered starting with 0; each number is considered the address of the corresponding byte. A group of bytes in storage is addressed by the 1-f-bit byte of the group. The addressing capability permits a maximum of 16,777,216 bytes, using a 24-bit binary address. This set of main-storage addresses includes some locations reserved for special purposes.

Storage addressing wraps around from the maximum byte address, 16,777,215, to address 0. Variable-length operands may be located partially in the last and partially in the first location of storage, and are processed without any special indication.

When only a part of the maximum storage capacity is available in a given installation, the available storage is normally contiguously addressable, starting at address 0. An addressing exception is recognized when any part of an operand is located beyond the maximum available capacity of an installation.

In some models main storage may be shared by more than one user. In that case, the address of a byte location is normally the same for each user.

Information Positioning

Fixed-length fields, such as halfwords and double words, must be located in main storage on an integral boundary for their unit of information. A boundary is called integral for a unit of information when its stor-

age address is a multiple of the length of the unit in bytes. For example, words (four bytes) must be located in storage so that their address is a multiple of four bytes. A halfword (two bytes) must have an address that is a multiple of the number 2, and double words (eight bytes) must have an address that is a multiple of the number 8.

Storage addresses are expressed in binary form. In binary, integral boundaries for halfwords, words, and double words can be specified only by the binary addresses in which one, two, or four of the low-order bits, respectively, are zero. (Figure 3). For example, the integral boundary for a word is a binary address in which the two low-order positions are zero.

Variable fields are not limited to integral boundaries, but may start on any byte location.




Figure 3. Integral Boundaries for Halfwords, Words, and Doublewords

Central Processing Unit

The central processing unit (Figure 4) contains the facilities for addressing main storage, for fetching or storing information, for arithmetic and logic processing of data, for sequencing instructions in the desired order, and for facilitating the communication between storage and external devices.

The system control section provides the normal control that guides the CPU through the operation necessary to execute the instructions. While the physical make-up of the control section in the various models of the System/360 may be different, the logical function remains the same.

The CPU provides 16 general registers for fixed-point operands and four floating point registers for floating point operands. Implementation of these registers may be in active elements, in a local storage unit, or in a separate area of main storage. In each case the address and functions of these registers are identical.




Figure 1. Overall Processing Unit

General Registers

The CPU can address information in 16 general registers. The general registers can be used as index registers, to address arithmetic and indexing, and as no commanders in fixed-point arithmetic and logical operations. The registers have a capacity of one word (32 bits). The general registers are identified by numbers 0-15 and are selected by a four-bit field in the instruction called the R field (Figure 5).

For some operations, two adjacent registers can be coupled together, providing a two-word capacity. In these operations, the addressed register contains the high-order operand bits and must have an even address, while the implied register, containing the low-order operand bits, has the next higher address.

Floating-Point Registers

Four floating-point registers are available for floating-point operations. These registers are two words (64 bits) in length and can contain either a short (one word) or a long (two words) floating-point operand. A short operand occupies the high-order bits of a floating-point register. The low-order portion of the register is ignored and remains unchanged in short-precision arithmetic. The floating-point registers are identified by the numbers 0, 2, 4, and 6 (Figure 5). The register code determines which type of register is to be used in an operation.

Reg No.	Register Register	Format Register
000	0	0000 0000 0000 0000
000	1	0000 0000 0000 0000
001	2	0000 0000 0000 0000
001	3	0000 0000 0000 0000
000	4	0000 0000 0000 0000
001	5	0000 0000 0000 0000
010	6	0000 0000 0000 0000
011	7	0000 0000 0000 0000
100	8	0000 0000 0000 0000
100	9	0000 0000 0000 0000
101	10	0000 0000 0000 0000
101	11	0000 0000 0000 0000
110	12	0000 0000 0000 0000
110	13	0000 0000 0000 0000
111	14	0000 0000 0000 0000
111	15	0000 0000 0000 0000

Figure 2. General and Floating Point Registers

Arithmetic and Logical Unit

The arithmetic and logical unit can process binary integers and floating-point fractions of fixed length, decimal integers of variable length, and logical information of either fixed or variable length. Processing may be in

parallel or in series; the width of the arithmetic unit; the multiplicity of the shifting paths; and the degree of duality in performing the different types of arithmetic differ from one CPU to another without affecting the logical appearance of the design.

Arithmetic and logical operations performed by the CPU fall into four classes: fixed-point arithmetic, decimal arithmetic, floating-point arithmetic, and logical operations. These classes differ in the data formats used, the registers involved, the operations provided, and the way the field length is stated.

Fixed-Point Arithmetic

The basic arithmetic operand is the 32-bit fixed-point binary word. Sixteen-bit halfword operands may be specified in most operations for improved performance or storage utilization. See Figure 6. To preserve precision, some products and all dividends are 64 bits long.




Figure 6. Fixed-Point Number Formats

Because the 32-bit word size conveniently accommodates a 24-bit address, fixed-point arithmetic can be used both for integer operand arithmetic and for address arithmetic. This combined usage provides economy and permits the entire fixed-point instruction set and several logical operations to be used in address computation. Thus, multiplication, shifting, and logical manipulation of address components are possible.

The absence of two's-complementation and the ease of extension and truncation make two's-complement notation desirable for address components and fixed-point operands. Since integer and addressing algorithms often require repeated reference to operands or intermediate results, the use of multiple registers is advantageous in arithmetic sequences and address calculations.

Additions, subtractions, multiplications, divisions, and comparisons are performed upon one operand in a register and another operand either in a register or from storage. Multipleprecision operation is made convenient by the two's-complement notation and by recognition of the carry from one word to another. A

word in one register or a double word in a pair of adjacent registers may be shifted left or right. A pair of conversion instructions — convert to binary and convert to decimal — provides transition between decimal and binary radix (number base) without the use of tables. Multiple-register loading and storing instructions facilitate subroutine switching.

Decimal Arithmetic

Decimal arithmetic is designed for processes requiring few computational steps between the source input and the documented output. This type of processing is frequently found in commercial applications, particularly where use is made of problem-oriented languages. Because of the limited number of arithmetic operations performed on each item of data, radix conversion from decimal to binary and back to decimal is not justified and the use of registers for intermediate results yields no advantage over storage-to-storage processing. Hence, decimal arithmetic is provided, and both operand and result are located in storage. Decimal arithmetic includes addition, subtraction, multiplication, division, and comparison.

Decimal numbers are treated as a group of bytes with a variable-field-length format from one to 16 bytes long. Negative numbers are carried in true form.

The decimal digits 0-9 are represented in the four-bit binary coded decimal form by 0000-1101, respectively. The codes 1010-1111 are not valid as digits and are reserved for sign codes. 1111 and 1101 represent minus; the other four codes are interpreted as plus. The sign codes pertinent to decimal arithmetic depend upon the character set preferred (Figure 7). When the expanded binary coded decimal interchange code (EBCDIC) is preferred, the codes are 1101 and 1101. When the ASCII set, expanded to eight bits, is preferred, the codes are 1010 and 1011. The choice between the two code sets is determined by a mode bit.

Decimal constants are represented by four-bit binary-coded-decimal digits packed two to a byte. They appear in fields of variable length and are accompanied by a sign in the rightmost four bits of the low-

Digit Code	Sign Code
0 000	- 1010
1 001	- 1011
2 010	+ 1100
3 011	+ 1101
4 100	1110
5 101	1111
6 110	
7 111	
8 1000	
9 1001	

Figure 7. BC Code for Digits and Signs

order byte. Operand fields may be located on any byte boundary, and may have length up to 31 digits and sign. Operands participating in an operation have independent lengths. Packing of digits within a byte (Figure 8) and of variable length fields within storage results to different use of storage, increased arithmetic performance, and to an improved rate of data transmission between storage and files.




Figure 8. Packed and Zoned Decimal Number Formats

Decimal numbers may also appear in a zoned format as a subset of the eight-bit alphanumeric character set (Figure 8). This representation is required for character-set sensitive I/O devices. The zoned format is not used in decimal arithmetic operations. Instructions are provided for packing and unpacking decimal numbers so that they may be changed from the zoned to the packed format and vice versa.

Floating-Point Arithmetic

Floating-point numbers occur in either of two fixed-length formats - short or long. These formats differ only in the length of the fractions (Figure 9).

Short Floating-Point Number		
5 Characteristics	Fracter	
11111111	11111111	11111111

Long Floating-Point Number		
5 Characteristics	Fracter	
111111111111111111111111	111111111111111111111111	111111111111111111111111

Figure 9. Short and Long Floating-Point Number Formats

Operands are either 32 or 64 bits long. The short length, equivalent to seven decimal places of precision, permits a maximum number of operands to be placed. Its storage needs give the shortest execution times. The long length, used when higher precision is desired, gives up to 17 decimal places of precision, thus eliminating most requirements for double-precision arithmetic.

The operand lengths, being powers of two, permit maximum efficiency in the use of binary addressing and in matching the physical word sizes of storage. Floating-point arithmetic is designed to allow easy transition between the two formats.

The fraction of a floating-point number is expressed in hexadecimal (base 16) digits, each consisting of four binary bits and having the value 0-15. In the short format, the fraction consists of six hexadecimal digits occupying bits 8-31. In the long format the fraction has 14 hexadecimal digits occupying bits 8-63.

The radix point of the fraction is assumed to be immediately to the left of the high-order fraction digit. To provide the proper magnitude for the floating-point number, the fraction is considered to be multiplied by a power of 16. The characteristic portion, bits 1-7 of both formats, is used to indicate this power. The characteristic is treated as an excess 01 number with a range from -64 through +59, and permits representation of decimal numbers with magnitudes in the range of 10^{-10} to 10^7 .

Bit position 0 in either format is the sign (S) of the fraction. The fraction of negative numbers is carried in true form.

Four 64-bit floating-point registers are provided. Arithmetic operations are performed with one operand in a register and another either in a register or from storage. The result developed in a register is generally of the same length as the operands. The availability of several floating-point registers eliminates much shifting and loading of intermediate results.

Logical Operations

Logical information is handled as fixed-length and variable-length data. It is subject to such operations as comparison, translation, editing, bit testing, and bit setting.

When used as a fixed-length operand, logical information can consist of either one, four, or eight bytes and is processed in the general registers.

A large portion of logical information consists of alphabetic or numeric character codes, called alphanumeric data, and is used for communication with character-set sensitive I/O devices. This information has the variable field length format and can consist of up to 256 bytes (Figure 10). It is processed in storage, left to right, in eight-bit bytes at a time.

The CPU can handle any eight-bit character set, although certain restrictions are assumed in the decimal arithmetic and editing operations. However, all character-set sensitive I/O equipment will assume either the extended binary-coded-dec and interchange code

Fixed Length Logical Information
Logical Data

Variable Length Logical Information

Character	Character	Character
a	b	c

Figure 10. Fixed Length and Variable Length Logical Information

hexadecimal) (Figure 11) or the American Standard Code for Information Interchange (ASCII) extended to eight bits (Figure 12).

The preferred codes do not have a graphic defined for all 256 eight-bit codes. When it is desired to represent all possible bit patterns, a hexadecimal representation may be used instead of the preferred eight-bit code. The hexadecimal representation uses one graphic for a four-bit code, and therefore, two graphics for an eight-bit byte. The graphics 0-9 are used for codes 0000-1001; the graphics A-F are used for codes 1010-1111.

Program Execution

The CPU program consists of instructions, index words, and control words specifying the operations to be performed. This information resides in main storage and general registers, and may be operated upon as data.

Instruction Format

The length of an instruction format can be one, two, or three halfwords. It is related to the number of storage addresses necessary for the operation. An instruction consisting of only one halfword causes no reference to main storage. A two-halfword instruction provides one storage-address specification; a three-halfword instruction provides two storage-address specifications. All instructions must be located in storage on integral boundaries for halfwords. Figure 13 shows five basic instruction formats.

The five basic instruction formats are denoted by the format codes 63, FT, RS, ST, and SS. The format codes express, in general terms, the operation to be performed. RS denotes a register-to-register operation; ST, a register-to-indexed-storage operation; SS, a regis-

Sub-format				Format				Format				Format			
23				31				10				1			
Code	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15
0000	N	L													
0001															
0010															
0011															
0100	FT	Y5	Y6	Y7											
0101	10	Y5	Y6	Y7											
0110	7	X	100	Y8											
0111	2F	DL	PC	0F											
1000															
1001															
1010															
1011															
1100															
1101															
1110															
1111															

Figure 11. Extended Binary-Coded Decimal Interchange Code

4-bit address				75				70				65				60				55			
op code		R1		R2		R3		R4		R5		R6		R7		R8		R9		R10		R11	
0000	10000	R1	C	blank	0	1	2	3	4	5	6	7	8	9	0	P	blank	0	1	2	3	4	F
0001	01100	R1	C	blank	1	2	3	4	5	6	7	8	9	0	A	G	blank	0	1	2	3	4	T
0010	00100	R1	C	blank	2	3	4	5	6	7	8	9	0	B	H	blank	0	1	2	3	4	S	
0011	00010	R1	C	DC ₁	3	4	5	6	7	8	9	0	C	I	blank	0	1	2	3	4	U		
0100	00001	R1	C	DC ₁	4	5	6	7	8	9	0	1	D	J	blank	0	1	2	3	4	V		
0101	00000	R1	C	blank	5	6	7	8	9	0	1	2	3	E	K	blank	0	1	2	3	4	W	
0110	00000	R1	C	blank	6	7	8	9	0	1	2	3	4	F	L	blank	0	1	2	3	4	X	
0111	00000	R1	C	blank	7	8	9	0	1	2	3	4	5	G	M	blank	0	1	2	3	4	Y	
1000	00000	R1	C	blank	8	9	0	1	2	3	4	5	6	H	N	blank	0	1	2	3	4	Z	
1001	00000	R1	C	blank	9	0	1	2	3	4	5	6	7	I	O	blank	0	1	2	3	4	?	
1010	00000	R1	C	blank	0	1	2	3	4	5	6	7	8	J	P	blank	0	1	2	3	4	?	
1011	00000	R1	C	blank	1	2	3	4	5	6	7	8	9	K	Q	blank	0	1	2	3	4	?	
1100	00000	R1	C	blank	2	3	4	5	6	7	8	9	0	L	R	blank	0	1	2	3	4	?	
1101	00000	R1	C	blank	3	4	5	6	7	8	9	0	1	M	S	blank	0	1	2	3	4	?	
1110	00000	R1	C	blank	4	5	6	7	8	9	0	1	2	N	T	blank	0	1	2	3	4	?	
1111	00000	R1	C	blank	5	6	7	8	9	0	1	2	3	O	U	blank	0	1	2	3	4	?	

Figure 12 English Response Decoder for American Standard Code for Information Interchange
for Use in PDP-11/36 Development

storage-to-storage operation; *st*, *c* storage and immediate-operand operation; and as a storage-to-storage operation.

For purposes of describing the execution of instructions, operands are designated as first and second operands and, in the case of memory references, third operands. These names refer to the manner in which the operands participate. The operand to which a field in an instruction format applies is generally denoted by the number following the code name of the field, for example, *R₁*, *R₂*, *R₃*, *R₄*.

In each format, the first instruction halfword consists of two parts. The first byte contains the operation code (op code), the length and format of an instruction are specified by the first two bits of the operation code.

Op code bit positions		
00-1	OPCODE	LEN/FORMAT
00	One halfword	BB
01	Two halfwords	BC
10	Two halfwords	BS or ST
11	Three halfwords	SS

The second byte is used either as two 4-bit fields or as a single eight-bit field. This byte can contain the following information:

Four-bit operand register specification (*R₁*, *R₂*, or *R₃*)

Four-bit index register specification (*X₁*)

Four-bit mask (*M₁*)

Four-bit operand length specification (*L₁* or *L₂*)

Eight-bit operand length specification (*L₃*)

High-bit byte of intermediate data (*I₁*)

In some instructions a four-bit field or the whole second byte of the first halfword is ignored.

The second and third halfwords always have the same format.

Four-bit base register designator (*R₄* or *R₅*), followed by a 28-bit displacement (*D₁* or *D₂*).

Address Generation

For addressing purposes, operands can be grouped in three classes: explicitly addressed operands in main storage, immediate... operands placed as part of the in-




Figure 10. Civic Basic Instruction Formats

structure stream in main storage, and operands located in the general or floating-point registers.

To permit the ready relocation of program segments and to provide for the flexible specifications of input, output, and working areas, all instructions referring to main storage have been given the capacity of employing a full address.

The address used to refer to main storage is generated from the following three binary numbers:

Base Address (B) is a 24-bit number contained in a general register specified by the program in the B field of the instruction. The B field is included in every address specification. The base address can be used as a means of static relocation of programs and data. In array-type calculations it can specify the location of an array and, in record-type processing, it can identify the record. The base address provides local addressing of the entire main storage. The base address may also be used for indexing purposes.

Index (I) is a 24-bit number contained in a general register specified by the program in the X field of the instruction. It is included only in the address speci-

fied by the IX instruction format. The index can be used to provide the address of an element within an array. Thus, the IX format instructions permit double indexing.

Displacement (D) is a 12-bit number contained in the instruction format. It is included in every address computation. The displacement provides for relative addressing up to 4095 bytes beyond the element or base address. In array-type calculations the displacement can be used to specify one of many items associated with an element. In the processing of records, the displacement can be used to identify items within a record.

In forming the address, the base address and index are treated as unsigned 24-bit positive binary integers. The displacement is similarly treated as a 12-bit positive binary integer. The three are added as 36-bit binary numbers, ignoring overflow. Since every address includes a base, the sum is always 36 bits long. The address bits are numbered 0-35 corresponding to the numbering of the base address and index bits in the general register.

The program may have zeros in the base address, index, or displacement fields. A zero is used to indicate the absence of the corresponding address component. A base or index of zero implies that a zero quantity is to be used in forming the address, regardless of the contents of general register 0. A displacement of zero has no special significance. Initialization, modification, and testing of base addresses and indexes can be carried out by fixed-point instructions, or by arithmetic shifts. No provision is made for floating-point instructions.

As an aid in describing the logic of the instruction formats, examples of two instructions and their related instruction formats follow.

RR Format

A_{65}	R_7	R_9
—	—	—

Execution of the add instruction adds the contents of general register 9 to the contents of general register 7 and the sum of the addition is placed in general register 7.

RX Format

$S_{11:10}$	R_3	R_{15}	R_{14}	R_{10}	R_{11}	R_{12}
—	70	111	1010	1010	—	—

Execution of the store instruction stores the contents of general register 3 at a main-storage location addressed by the sum of 300 and the low-order 24 bits of general registers 14 and 10.

Sequential Instruction Execution

Normally, the operation of the CPU is controlled by instructions taken in sequence. An instruction is fetched from a location specified by the current instruction address. The instruction address is then increased by the number of bytes in the instruction to address the next instruction in sequence. The instruction is then executed and the same steps are repeated using the new value of the instruction address.

Conceptually, all halves of an instruction are fetched from storage after the preceding operation is completed and before execution of the current operation, even though physical storage word size and overlap of instruction execution with storage access may cause actual instruction fetching to be interleaved. Thus, it is possible to modify an instruction in storage by the immediately preceding instruction.

A change from sequential operation may be caused by branching, status switching, interruptions, or manual intervention.

Branching

The normal sequence of instructions is changed when reference is made to a subroutine, when a two-way choice is encountered, or when a segment of code, such as a loop, is to be repeated. All these tasks can be accomplished with branching instructions.

Subroutine linkage permits not only the introduction of a new instruction address but also the preservation of the return address and associated information.

Decision-making is generally and symmetrically provided by the TRANSFER BY CONDITION instruction. This instruction inserts a two-bit condition code that reflects the result of a majority of the arithmetic, logical, and I/O operations. Each of these operations can set the code in any one of four states, and the conditional branch can specify any selection of these four states as the criterion for branching. For example, the condition code reflects such conditions as nonzero, first operand high, equal, overflow, channel busy, zero, etc. Once set, the condition code remains unchanged until modified by an instruction that reflects a different condition code.

The two bits of the condition code provide for four possible condition code settings: 0, 1, 2, and 3. The specific meaning of any setting is significant only to the operation setting the condition code.

Loop control can be performed by the conditional branch when it tests the outcome of address arithmetic and counting operations. For some particularly frequent combinations of arithmetic and test, the instructions JUMP ON COUNT and BREAK ON COUNT are provided. These branches, being specialized, provide increased performance for these tasks.

Program Status Word

A double word, the program status word (PSW) contains the information required for proper program execution. The PSW includes the instruction address, condition code, and other fields to be discussed. In general, the PSW is used to control instruction sequencing and to hold and indicate the status of the system in relation to the program being executed. The active or controlling PSW is called the "current PSW." By storing the current PSW during an interruption, the status of the CPU can be preserved for subsequent inspection. By loading a new PSW or part of a PSW, the state of the CPU can be initialized or changed. Figure 11 shows the PSW format.

System Mask	Key	AWB	Interrupt Code
0	0000	0000	1
ILC	CC	Program Mask	Instruction Address
0000 0000	0000	0000	0000
0-7 System mask			0000-0009
8 Multiple-channel mask			000A-000F
9 Channel 1 mask			0010-0019
10 Selector channel 2 mask			0020-0029
11 Selector channel 3 mask			0030-0039
12 Selector channel 4 mask			0040-0049
13 Selector channel 5 mask			0050-0059
14 Selector channel 6 mask			0060-0069
15 Selector channel 7 mask			0070-0079
16 Selector channel 8 mask			0080-0089
17 Selector channel 9 mask			0090-0099
18 Selector channel 10 mask			00A0-00A9
19 Selector channel 11 mask			00B0-00B9
20 Selector channel 12 mask			00C0-00C9
21 Selector channel 13 mask			00D0-00D9
22 Selector channel 14 mask			00E0-00E9
23 Selector channel 15 mask			00F0-00F9
24-25 Program mask			0000-00FF
26-27 Machine check mask			0000-00FF
28-29 Bus error mask			0000-00FF
30-31 External interrupt mask			0000-00FF
32-33 Supervisor call mask			0000-00FF
34-35 Supervisor call mask			0000-00FF
36-37 Supervisor call mask			0000-00FF
38-39 Supervisor call mask			0000-00FF
40-41 Supervisor call mask			0000-00FF
42-43 Supervisor call mask			0000-00FF

Figure 14. Program Status Word Format

Interrupt

The interruption system permits the CPU to change state as a result of conditions external to the system, in input/output (I/O) units or in the CPU itself. Five classes of interruption conditions are possible: I/O, program supervisor call, external, and machine check.

Each class has two related views called "old" and "new" in unique main-storage locations (Figure 15). In all classes, an interruption involves merely storing the current view in its "old" position and making the new at the "new" position the current view. The "old" view holds all necessary status information of the system existing at the time of the interruption. It, at the conclusion of the interruption routine, there is an instruction to make the old view the current view. The system is restored to the state prior to the interruption and the return-pred routine continues.

Address	Type	Process
0 3000-1000	double word	Program reading PC
0 3000-1000	double word	Program reading CSW
16 3000-1000	double word	Program reading DSW
24 3000-1000	double word	Program and PWS
25 3010-3000	double word	Supervisor call and PCW
26 3100-3000	double word	Program and PWS
27 3110-3000	double word	Machine check and DSW
28 3110-3000	double word	Machine check and DSW
29 3110-3000	double word	Machine check and DSW
30 3110-3000	double word	Machine check and DSW
31 3110-3000	double word	Machine check and DSW
32 3110-3000	double word	Machine check and DSW
33 3110-3000	double word	Machine check and DSW
34 3110-3000	double word	Machine check and DSW
35 3110-3000	double word	Machine check and DSW
36 3110-3000	double word	Machine check and DSW
37 3110-3000	double word	Machine check and DSW
38 3110-3000	double word	Machine check and DSW
39 3110-3000	double word	Machine check and DSW
40 3110-3000	double word	Machine check and DSW
41 3110-3000	double word	Machine check and DSW
42 3110-3000	double word	Machine check and DSW
43 3110-3000	double word	Machine check and DSW
44 3110-3000	double word	Machine check and DSW
45 3110-3000	double word	Machine check and DSW
46 3110-3000	double word	Machine check and DSW
47 3110-3000	double word	Machine check and DSW
48 3110-3000	double word	Machine check and DSW
49 3110-3000	double word	Machine check and DSW
50 3110-3000	double word	Machine check and DSW
51 3110-3000	double word	Machine check and DSW
52 3110-3000	double word	Machine check and DSW
53 3110-3000	double word	Machine check and DSW
54 3110-3000	double word	Machine check and DSW
55 3110-3000	double word	Machine check and DSW
56 3110-3000	double word	Machine check and DSW
57 3110-3000	double word	Machine check and DSW
58 3110-3000	double word	Machine check and DSW
59 3110-3000	double word	Machine check and DSW
60 3110-3000	double word	Machine check and DSW
61 3110-3000	double word	Machine check and DSW
62 3110-3000	double word	Machine check and DSW
63 3110-3000	double word	Machine check and DSW
64 3110-3000	double word	Machine check and DSW
65 3110-3000	double word	Machine check and DSW
66 3110-3000	double word	Machine check and DSW
67 3110-3000	double word	Machine check and DSW
68 3110-3000	double word	Machine check and DSW
69 3110-3000	double word	Machine check and DSW
70 3110-3000	double word	Machine check and DSW
71 3110-3000	double word	Machine check and DSW
72 3110-3000	double word	Machine check and DSW
73 3110-3000	double word	Machine check and DSW
74 3110-3000	double word	Machine check and DSW
75 3110-3000	double word	Machine check and DSW
76 3110-3000	double word	Machine check and DSW
77 3110-3000	double word	Machine check and DSW
78 3110-3000	double word	Machine check and DSW
79 3110-3000	double word	Machine check and DSW
80 3110-3000	double word	Machine check and DSW
81 3110-3000	double word	Machine check and DSW
82 3110-3000	double word	Machine check and DSW
83 3110-3000	double word	Machine check and DSW
84 3110-3000	double word	Machine check and DSW
85 3110-3000	double word	Machine check and DSW
86 3110-3000	double word	Machine check and DSW
87 3110-3000	double word	Machine check and DSW
88 3110-3000	double word	Machine check and DSW
89 3110-3000	double word	Machine check and DSW
90 3110-3000	double word	Machine check and DSW
91 3110-3000	double word	Machine check and DSW
92 3110-3000	double word	Machine check and DSW
93 3110-3000	double word	Machine check and DSW
94 3110-3000	double word	Machine check and DSW
95 3110-3000	double word	Machine check and DSW
96 3110-3000	double word	Machine check and DSW
97 3110-3000	double word	Machine check and DSW
98 3110-3000	double word	Machine check and DSW
99 3110-3000	double word	Machine check and DSW
100 3110-3000	double word	Machine check and DSW
101 3110-3000	double word	Machine check and DSW
102 3110-3000	double word	Machine check and DSW
103 3110-3000	double word	Machine check and DSW
104 3110-3000	double word	Machine check and DSW
105 3110-3000	double word	Machine check and DSW
106 3110-3000	double word	Machine check and DSW
107 3110-3000	double word	Machine check and DSW
108 3110-3000	double word	Machine check and DSW
109 3110-3000	double word	Machine check and DSW
110 3110-3000	double word	Machine check and DSW
111 3110-3000	double word	Machine check and DSW
112 3110-3000	double word	Machine check and DSW
113 3110-3000	double word	Machine check and DSW
114 3110-3000	double word	Machine check and DSW
115 3110-3000	double word	Machine check and DSW
116 3110-3000	double word	Machine check and DSW
117 3110-3000	double word	Machine check and DSW
118 3110-3000	double word	Machine check and DSW
119 3110-3000	double word	Machine check and DSW
120 3110-3000	double word	Machine check and DSW
121 3110-3000	double word	Machine check and DSW
122 3110-3000	double word	Machine check and DSW
123 3110-3000	double word	Machine check and DSW
124 3110-3000	double word	Machine check and DSW
125 3110-3000	double word	Machine check and DSW
126 3110-3000	double word	Machine check and DSW
127 3110-3000	double word	Machine check and DSW
128 3110-3000	double word	Machine check and DSW
129 3110-3000	double word	Machine check and DSW
130 3110-3000	double word	Machine check and DSW
131 3110-3000	double word	Machine check and DSW
132 3110-3000	double word	Machine check and DSW
133 3110-3000	double word	Machine check and DSW
134 3110-3000	double word	Machine check and DSW
135 3110-3000	double word	Machine check and DSW
136 3110-3000	double word	Machine check and DSW
137 3110-3000	double word	Machine check and DSW
138 3110-3000	double word	Machine check and DSW
139 3110-3000	double word	Machine check and DSW
140 3110-3000	double word	Machine check and DSW
141 3110-3000	double word	Machine check and DSW
142 3110-3000	double word	Machine check and DSW
143 3110-3000	double word	Machine check and DSW
144 3110-3000	double word	Machine check and DSW
145 3110-3000	double word	Machine check and DSW
146 3110-3000	double word	Machine check and DSW
147 3110-3000	double word	Machine check and DSW
148 3110-3000	double word	Machine check and DSW
149 3110-3000	double word	Machine check and DSW
150 3110-3000	double word	Machine check and DSW
151 3110-3000	double word	Machine check and DSW
152 3110-3000	double word	Machine check and DSW
153 3110-3000	double word	Machine check and DSW
154 3110-3000	double word	Machine check and DSW
155 3110-3000	double word	Machine check and DSW
156 3110-3000	double word	Machine check and DSW
157 3110-3000	double word	Machine check and DSW
158 3110-3000	double word	Machine check and DSW
159 3110-3000	double word	Machine check and DSW
160 3110-3000	double word	Machine check and DSW
161 3110-3000	double word	Machine check and DSW
162 3110-3000	double word	Machine check and DSW
163 3110-3000	double word	Machine check and DSW
164 3110-3000	double word	Machine check and DSW
165 3110-3000	double word	Machine check and DSW
166 3110-3000	double word	Machine check and DSW
167 3110-3000	double word	Machine check and DSW
168 3110-3000	double word	Machine check and DSW
169 3110-3000	double word	Machine check and DSW
170 3110-3000	double word	Machine check and DSW
171 3110-3000	double word	Machine check and DSW
172 3110-3000	double word	Machine check and DSW
173 3110-3000	double word	Machine check and DSW
174 3110-3000	double word	Machine check and DSW
175 3110-3000	double word	Machine check and DSW
176 3110-3000	double word	Machine check and DSW
177 3110-3000	double word	Machine check and DSW
178 3110-3000	double word	Machine check and DSW
179 3110-3000	double word	Machine check and DSW
180 3110-3000	double word	Machine check and DSW
181 3110-3000	double word	Machine check and DSW
182 3110-3000	double word	Machine check and DSW
183 3110-3000	double word	Machine check and DSW
184 3110-3000	double word	Machine check and DSW
185 3110-3000	double word	Machine check and DSW
186 3110-3000	double word	Machine check and DSW
187 3110-3000	double word	Machine check and DSW
188 3110-3000	double word	Machine check and DSW
189 3110-3000	double word	Machine check and DSW
190 3110-3000	double word	Machine check and DSW
191 3110-3000	double word	Machine check and DSW
192 3110-3000	double word	Machine check and DSW
193 3110-3000	double word	Machine check and DSW
194 3110-3000	double word	Machine check and DSW
195 3110-3000	double word	Machine check and DSW
196 3110-3000	double word	Machine check and DSW
197 3110-3000	double word	Machine check and DSW
198 3110-3000	double word	Machine check and DSW
199 3110-3000	double word	Machine check and DSW
200 3110-3000	double word	Machine check and DSW
201 3110-3000	double word	Machine check and DSW
202 3110-3000	double word	Machine check and DSW
203 3110-3000	double word	Machine check and DSW
204 3110-3000	double word	Machine check and DSW
205 3110-3000	double word	Machine check and DSW
206 3110-3000	double word	Machine check and DSW
207 3110-3000	double word	Machine check and DSW
208 3110-3000	double word	Machine check and DSW
209 3110-3000	double word	Machine check and DSW
210 3110-3000	double word	Machine check and DSW
211 3110-3000	double word	Machine check and DSW
212 3110-3000	double word	Machine check and DSW
213 3110-3000	double word	Machine check and DSW
214 3110-3000	double word	Machine check and DSW
215 3110-3000	double word	Machine check and DSW
216 3110-3000	double word	Machine check and DSW
217 3110-3000	double word	Machine check and DSW
218 3110-3000	double word	Machine check and DSW
219 3110-3000	double word	Machine check and DSW
220 3110-3000	double word	Machine check and DSW
221 3110-3000	double word	Machine check and DSW
222 3110-3000	double word	Machine check and DSW
223 3110-3000	double word	Machine check and DSW
224 3110-3000	double word	Machine check and DSW
225 3110-3000	double word	Machine check and DSW
226 3110-3000	double word	Machine check and DSW
227 3110-3000	double word	Machine check and DSW
228 3110-3000	double word	Machine check and DSW
229 3110-3000	double word	Machine check and DSW
230 3110-3000	double word	Machine check and DSW
231 3110-3000	double word	Machine check and DSW
232 3110-3000	double word	Machine check and DSW
233 3110-3000	double word	Machine check and DSW
234 3110-3000	double word	Machine check and DSW
235 3110-3000	double word	Machine check and DSW
236 3110-3000	double word	Machine check and DSW
237 3110-3000	double word	Machine check and DSW
238 3110-3000	double word	Machine check and DSW
239 3110-3000	double word	Machine check and DSW
240 3110-3000	double word	Machine check and DSW
241 3110-3000	double word	Machine check and DSW
242 3110-3000	double word	Machine check and DSW
243 3110-3000	double word	Machine check and DSW
244 3110-3000	double word	Machine check and DSW
245 3110-3000	double word	Machine check and DSW
246 3110-3000	double word	Machine check and DSW
247 3110-3000	double word	Machine check and DSW
248 3110-3000	double word	Machine check and DSW
249 3110-3000	double word	Machine check and DSW
250 3110-3000	double word	Machine check and DSW
251 3110-3000	double word	Machine check and DSW
252 3110-3000	double word	Machine check and DSW
253 3110-3000	double word	Machine check and DSW
254 3110-3000	double word	Machine check and DSW
255 3110-3000	double word	Machine check and DSW

Figure 15. Permanent Storage Assignments

Interruptions are taken only when the CPU is interruptible for the interruption source. The system mask, program mask, and machine check mask bits in the new may be used to mask certain interruptions. When masked off, no interruptions pending, the program mask may cause loss of the 15 program interruptions to be ignored, and the machine-check mask may cause machine-code interruptions to be ignored. Other interruptions cannot be masked off.

An interruption always takes place after one instruction execution is finished and before a new instruction execution is started. However, the occurrence of an interruption may affect the execution of the current instruction. To permit proper programmer action following an interruption, the cause of the interruption is identified by the interruption code.

Supervisor-Call Interruption

This interruption occurs as a result of execution of the instruction supervisor-call. Eight bits from the instruction format are placed in the interruption code of the old rsw, permitting a message to be associated with the interruption. A similar use for the instruction supervisor-call is to switch into the problem-state or the supervisor-state. This interrupt may also be used for other modes of state-switching.

External Interruption

The external interruption provides the means by which the CPU responds to signals from the interruption key on the system control panel, the timer, and the external signals of the direct control feature (Figure 17).

Interrupt Code No.	External Interruption Codes	Mask bit
20	None	
21	Interrupt key	
22	Timer signal 4	1
23	Timer signal 3	1
24	External timer	1
25	Timer signal 2	1
26	External signal 2	1
27	External signal 1	1

Figure 17. Interruption Codes for External Interruption

An external interruption can occur only when the system mask bit 7 is one.

The source of the interruption is identified by the interruption code in bits 24-21 of the rsw. Bits 16-23 of the interruption code are made zero.

Machine-Check Interruption

The occurrence of a machine check (if not masked off) terminates the current instruction, initiates a diagnostic procedure, and subsequently causes the machine-check interruption. A machine check cannot be caused by invalid data or bus actions. The diagnostic scan is performed into the *sys* area starting at location 128. Proper execution of these steps depends on the nature of the machine check.

Priority of Interruptions

During execution of an instruction, several interruption requests may occur simultaneously. Simultaneous interruption requests are honored in the following predetermined order:

Machine Check

Program, or Supervisor Call

External

I/Oput/Output

The program and supervisor-call interruptions are

mutually exclusive and cannot occur at the same time.

When more than one interruption cause requests service, the action consists of storing the old rsw and fetching the new rsw belonging to the interruption which is taken first. This new rsw subsequently is stored without any instruction execution and the next interruption rsw is fetched. This process continues until no more interruptions are to be serviced. When the last interruption request has been serviced, instruction execution is resumed using the rsw last fetched. The order of execution of the interruption subroutine is, therefore, the reverse of the order in which the rsw's are fetched.

Thus, the most important interruptions—i/o, external, program or supervisor call—are actually served first. Machine check, when it occurs, does not allow any other interruptions to be taken.

Program Status

Overall program status is determined by four types of program-state alternatives, each of which can be changed independently to its opposite and most of which are indicated by a bit or bits in the rsw. The program-state alternatives are named stopped or operating, running or waiting, masked or interruptable, and supervisor or problem state. These states differ in the way they affect the user functions and the manner in which their status is indicated and switched. All program states are independent of each other in their functions, edition, and status switching.

Stopped or Operating State: The stopped state is entered and left by normal procedure. Instructions are not executed, interrupt options are not accepted, and the timer is not updated. In the operating state, the CPU is capable of executing instructions and being interrupted.

Running or Waiting State: In the running state, instruction fetch and execution proceeds in the normal manner. The wait state is normally entered by the program to await an interruption. For example, an interrupt or operator interface can turn the console. In the wait state, no instructions are processed, the timer is updated, and i/o and external interruptions are accepted, unless masked. Running or waiting state is determined by the setting of bit 14 in the rsw.

Masked or Interruptible State: The CPU may be interruptible or masked for the system, program, and machine interruptions. When the CPU is interruptible for a class of interruptions, those interruptions are accepted. When the CPU is masked, the system interruptions remain pending, while the program and machine-check interruptions are ignored. The interruptible status of the CPU are changed by changing the mask bits of the rsw.

Supervisor or Problem State. In the problem state, all I/O instructions and a group of control instructions are invalid. In the supervisor state, all instructions are valid. The choice of problem or supervisor state is determined by bit 16 of the PSW.

Protection Feature

The Protection Feature protects the contents of certain areas of storage from destruction due to erroneous storing of information during the execution of a program. This protection is achieved by identifying blocks of storage with a storage key and comparing this key with a protection key supplied with the data to be stored. The detection of a mismatch results in a protection interruption.

For protection purposes, main storage is divided into blocks of 2,048 bytes. A four-bit storage key is associated with each block. When data are stored in a storage block, its storage key is compared with the protection key. When storing is specified by an instruction, the protection key of the current area is used as the compared. When storing is specified by a channel operation, a protection key supplied by the channel is used as the compared. The keys are said to match when they are equal or when either one is zero.

The storage key is not part of accessible storage. The key is changed by set supervisor key and is inspected by user supervisor key. The protection key in the new occupies bits 0-1 of that control word. The protection key of a channel is recorded in bits 0-1 of the CSW, which is stored as a "pair" of the channel operation. When a protection mismatch due to an instruction is detected, the execution of this instruction is suppressed or terminated, and the program execution is altered by an interruption. The protected storage location always remains unchanged. Protection mismatch due to an I/O operation causes the data transmission to be terminated in such a way that the protected storage location remains unchanged. The mismatch is indicated in the CSW stored as a result of the operation.

Timer Feature

The timer is provided as an interval timer and may be programmed to maintain the time of day. The timer consists of a full word in main storage location 50. The timer word is counted down at a rate of 50 or 20 cycles per second, depending on line frequency. The timer word is treated as a signed integer following the rules of the floating-point arithmetic. An external interrupt connection is signaled when the value of the

timer word goes from positive to negative. The full cycle time of the timer is 15.5 hours.

An updated timer value is available at the end of each instruction execution but is not updated in the stopped state. The timer is changed by addressing storage location 50. As an interval timer, the timer is used to measure elapsed time over relatively short intervals. It can be set to any value it is true.

Direct Control Feature

The direct control feature provides two instructions, READ bytes and WRITE bytes, and six external interrupt lines. The read and write instructions provide for the transfer of a single byte of information between an external device and the main storage of the system. It is usually more desirable to use the data channels of the system to handle the transfer of any volume of information and use the direct data control feature to pass controlling and synchronizing information between the CPU and special external devices.

Each of the six external signal lines, when pulsed, sets up the conditions for an external interruption.

Multisystem Feature

The design of System/360 permits communication between individual CPU's at several transmission rates. The communication is possible through shared control via, through a channel connector and through shared storage. These features are further augmented by the direct control feature and the multisystem feature. The direct control feature, described in the previous section, can be used to signal from one CPU to another. The multisystem feature provides direct address relocation, reinitialization, and a remote CPU initialization.

The relocation procedure applies to the first 4,096 bytes of storage. This area contains all permanent storage, assignable to and, generally, has special significance to supervisory programs. The relocation is accomplished by inserting a 19-bit prefix in each address which has the high-order 12 bits set to zero and hence, points to location 00000. Two manually set prefixes are available to permit the use of an alternative area when storage relocation occurs. The choice between the prefixes is determined by a prefix trigger set during initial program loading.

To alert one CPU to the possible malfunction of another CPU, a machine check-out signal is provided, which can serve as an external interruption to another CPU.

Finally, the feature includes provision for initial program loading initiated by a signal from another CPU.

Input/Output

Input/Output Devices and Control Units

Input/output operations involve the transfer of information to or from main storage and an I/O device. Input/output devices include such equipment as card read punches, magnetic tape units, disk storage, drum storage, typewriter-keyboard devices, printers, teletype devices and process control equipment.

Many I/O devices function with an external device agent, such as a punched card or a reel of magnetic tape. Some I/O devices handle only electric signals, such as those found in process-control networks. In either case, I/O device operation is regulated by a control unit. The control-unit function may be housed with the I/O device, as is the case with a printer, or a separate control unit may be used. In all cases, the control-unit function provides the logical and buffering capabilities necessary to operate the associated I/O device. From the programming point of view, most control-unit functions merge with I/O device functions.

Each control unit functions only with the I/O devices for which it is designed, but each control unit uses standard-signal connections with respect to the channel to which it is attached.

Input/Output Interface

So that the CPU may control a wide variety of I/O devices, a "control unit" is designed to respond to a standard set of signals from the channel. This control-unit-to-channel connection is called the I/O interface. It enables the CPU to handle all I/O operations with only four instructions.

Channels

Channels connect with the CPU and main storage and, via the I/O interface, with control units. Each channel has facilities for:

- Accepting I/O instructions from the CPU.
- Addressing devices specified by I/O instruction.
- Fetching channel control information from main storage.
- Delivering to CPU status information.
- Translating control information for validity.
- Forwarding control information.
- Regulating control signals to the I/O interface.
- Accepting control response signals from the I/O interface.
- Buffering data transfers.
- Checking parity of bytes transferred.
- Counting the number of bytes transferred.
- Accepting status information from I/O devices.
- Indicating channel status information.
- Storing requested status information to main storage.
- Suspension when print requests from I/O devices.
- Signalling interruptions to the CPU.

A channel may be an independent unit, complete with necessary logical and storage capacities; or it may share CPU facilities and be physically integrated with the CPU. In either case, channel functions are identical.

The System/360 has two types of channels: multiplex and selector. The channel facility necessary to sustain an operation with an I/O device is called a subchannel. The selector channel has one subchannel, the multiplexor channel has multiple subchannels.

Channels have two modes of operation: burst and multiples.

In the burst mode, all channel facilities are monopolized for the duration of data transfer to or from a particular I/O device. The selector channel functions only in the burst mode.

The multiplexor channel functions in both the burst mode and in the multiple mode. In the latter mode, the multiplexor channel sustains simultaneous operations on several subchannels. Bytes of data are interleaved together and then routed to or from the selected I/O devices and to or from the desired locations in main storage.

Input/Output Instructions

The System/360 uses only four I/O instructions:

START I/O
TEST CHANNEL
TEST I/O
HALT I/O

Input/output instructions can be executed only while the CPU is in the supervisor state.

Start I/O

The START I/O initiates an I/O operation. The address part of the instruction specifies the channel and I/O device.

Test Channel

The TEST CHANNEL sets the condition code in U mask to indicate the state of the channel addressed by the instruction. The condition code then indicates channel available, interrupting condition on channel, channel working, or channel not operational.

Test I/O

The TEST I/O causes a new *x* to be stored in Location 64 of main storage, if the device addressed by TEST I/O has specified conditions for interruption. The user provides information on the status of the channel and I/O devices.

Halt I/O

The HALT I/O terminates a channel operation.

Input/Output Operation Initiation

All I/O operations are initiated by `start I/O`. If the channel facilities are free, `start I/O` is accepted and the CPU continues its program. The channel independently selects the I/O device specified by the instruction.

Channel Address Word

Successful execution of `start I/O` causes the channel to fetch a channel address word (CAW) from the main storage location 72. The CAW specifies the byte location in main storage where the channel program begins.

Figure 18 shows the format for the CAW. Bits 0-3 specify the storage-protection key that will govern the I/O operation. Bits 4-7 must contain zeros. Bits 8-11 specify the location of the first channel command word (CCW).




Figure 18. Channel Address Word Format

Channel Command Word

The byte location specified by the CAW is the first of eight bytes of information that the channel fetches from main storage. These 64 bits of information are called a channel command word (CCW).

One or more CCWs make up the channel program that directs channel operations. If more than one CCW is to be used, each CCW points to the next CCW to be fetched, except for the last CCW in the chain, which identifies itself as the last in the chain. Figure 19 shows the format for CCWs.


Six channel commands are provided:

- Read
- Write
- Read Backward
- Copy To
- Sense
- Transfer to Channel

Input/Output Commands

Read

The `read` command performs a read operation from the selected I/O device and defines the area in main storage to be used.



- Bits 0-3 specify the channel code.
- Bits 4-7 specify the location of a byte in main storage.
- Bit 8-11 are flag bits.
- Bit 12 causes the address location of the next CCW to be used.
- Bit 13 causes the command ends and data address in the next CCW to be used.
- Bit 14 can be a possible "no key" length indicator to be suppressed.
- Bit 15 separates the location of instruction to main storage.
- Bit 16 causes read operation.
- Bits 17-19 must contain zeros.
- Bits 20-23 are ignored.
- Bits 24-27 specify the number of bytes in the operation.

Figure 19. Channel Command Word Format

Write

The `write` command causes a write operation on the selected I/O device and defines the area in main storage to be written.

Read Backward

The `read-backward` command causes a read operation in which the external document is moved in a backward direction. Bytes read backward are placed in descending main storage locations.

Control

The control command contains information used to control the selected I/O device. This control information is called an order. Orders are peculiar to the particular I/O device in use; orders can specify such functions as rewriting a tape unit, searching for a particular track in disk storage, or line skipping on a printer. The relationship of I/O instructions, commands, and orders is shown in Figure 20.




Figure 20. Relationship of I/O Instructions, Commands, and Orders

Sense

The `sense` command specifies the beginning main storage location to which status information is trans-

ferred from the selected control unit. This sense data may be one or more bytes long. It provides detailed information concerning the selected I/O device, such as a stacker-full condition of a card reader or a file-protected condition of a reel of magnetic tape or a tape user. Sense data have a significance peculiar to the I/O device involved.

Luminescence

The `transient-channel` field specifies the location of the next row to be used by the channel whenever the programme desires to break the existing chain of rows and cause the channel to begin fetching a new chain of rows from a different area in main storage.

External documents, such as punched cards or magnetic tape, may carry codes that tell the channel how to govern reading of the external document being read.

Input/Output Terminators

Input-output operations normally terminate with device-end signal and then end conditions and an interrupting signal to the CPU.

A command can be rejected during execution of **start** if, however, by a busy condition, program check, etc. The rejection of the command is indicated in the error code in the **err**, and the details of the conditions the preclude initiation of the I/O operation are provided in the channel status word stored when the command is received.

Chancery Status Wages

The dashed static word (cswt) provides information about the termination of an instruction. It is generated or referenced by static syn, stat syn, or by an s/s interruption. Figure 5f shows the csst format.

Key 0 0 0 0 Current Address
C S - TI

Status	Count
Bit 0-3 contains the storage-protection key used by the operator or:	0000
Bit 4-7 contain zeros.	0000
Bits 8-31 specify the location of the next COW word.	0000
Bits 32-47 contain an I/O service-status byte and a channel-status byte. The status bytes provide such information as read/write, framing errors, parity errors, and so on.	0000
Bits 48-63 specify the residual count of the last COW word.	0000

William S. L. Stenzel: Stenzo Word Form at

Input/Output Iterators

Temporary interruptions are caused by terminating or suspending a connection, or by operator intervention at the

i/o device Input/output interruptions enable the CPU to provide appropriate programmed response to conditions that occur in the devices or channels.

Input/Output Interruptions have two priority sequences, one for the I/O devices attached to a channel, and another for channel interruptions. A channel establishes interruption priority for its associated I/O devices before initiating an I/O interruption signal to the CPU. Conditions responsible for I/O interruption requests are preserved in the I/O devices or channels until they are accepted by the CPU.

Systems Control Panel

The experienced panel provides the switches, keys, and logic necessary to operate and control the system. The need for operator manipulation of manual controls is held to a minimum by the system design and the governing supervisory program. The result is fewer and less serious operator errors.

System Control Panel Functions

The main functions provided by the system control panel are the ability to reset the system state and display information in main storage, in registers, and at the page and lead initial program information.

System Report

The system-level function reads the card, the channel's, and online control units and I/O devices. In general, the system is placed in one's state thus preventing can be initiated without the occurrence of machine checks, except those caused by subsequent machine reinitialization.

Star and Banner

The store-and-display function permits manual intervention in the progress of a program. The function may be provided by a supervisory program in conjunction with proper CPU equipment and the interrupt key. Or, the system-control-panel facilities may be used to place the CPU in the stopped state, and then to access and display information in main storage, in general and floating point registers, and in instruction address sections of the memory.

Final Program Information

The initial-program-loading (*m*) procedure is used to begin a remote system operation. The load key is pressed after an input device is aligned with the load-unit switches. This causes a read operation at the selected input device. Six words of information are

read into main storage and used as channel control words and as a DSW that controls subsequent system operation.

The system controls are divided into three sections: operator control, operator intervention, and customer engineering control.

Operator Control Section

This section of the system control panel contains the operator controls required when the CPU is operating under supervisory program control.

The main functions provided are the control and inversion of power, the indication of system status and open-end-machine communication. These include:

- Emergency power-off pull switch
- Emergency highlight key
- Emergency key
- Stop key
- Wait light
- Manual light
- System light
- Test light

Timed light
Load/unload switches
Load key

Operator Intervention Section

This section of the system control panel provides controls required for operator intervention into normal programmed operation. These include:

- Station select key
- Stop key
- Start key
- Rate switch (single cycle or normal processing)
- Station select switches
- Address switches
- Data switches
- Start key
- Display key
- Set DC key
- Address complete indicator

Customer Engineering Section

This section of the system control panel provides the controls intended only for customer engineering use. Customer engineering controls are also available via serial, parallel, optical, and control-unit equipment.

The fixed-point instruction set performs binary arithmetic on operands serving as addresses, index quantities, and counts, as well as fixed-point data. In general, both operands are signed and 32 bits long. Negative quantities are held in two's complement form. One operand is always in one of the 16 general registers; the other operand may be in main storage or in a general register.


The instruction set provides for loading, adding, subtracting, comparing, multiplying, dividing, and shifting, as well as for the sign control, radix conversion, and shifting of fixed-point operands. The entire instruction set is included in the standard instruction set.

The condition code is set as a result of all sign-control, add, subtract, compare, and shift operations.


Data Format

Fixed-point numbers occupy a fixed-length format consisting of a one-bit sign followed by the integer field. When held in one of the general registers, a fixed-point quantity has a 31-bit integer field and occupies all 32 bits of the register. Some multiply, divide, and shift operations use an operand consisting of 64 bits with a 63-bit integer field. These operands are located in a pair of adjacent general registers and are addressed by an even address referring to the left-most register of the pair. The sign-bit position of the rightmost register contains part of the integer. In register-to-register operations the same register may be specified for both operand locations.

Fullword Fixed-Point Number



Halfword Fixed-Point Number



Fixed-point data must change to copy a 32-bit word or a 16-bit halfword, with a binary integer field of 31 or 16 bits, respectively. The conversion instructions

use a 64-bit decimal field. These data must be located on integral storage boundaries for base units of information; that is, double word, fullword, or halfword operands must be addressed with three, two, or one low-order address bit(s) set to zero.

A halfword operand in main storage is extended to a fullword as the operand is fetched from storage. Subsequently, the operand participates as a fullword operand.

Number Representation

All fixed-point operands are treated as signed integers. Positive numbers are represented in true binary notation with the sign bit set to zero. Negative numbers are represented in two's-complement notation with a one in the sign bit. The two's complement of a number is obtained by inverting each bit of the number and adding a one in the low-order bit position.

This type of number representation can be considered the low-order portion of an infinitely long representation of the number. When the number is positive, all bits to the left of the most significant bit of the number, including the sign bit, are zeros. When the number is negative, all these bits, including the sign bit, are ones. Therefore, when an operand must be extended with high-order bits, the expansion is achieved by prefacing a field in which each bit is set equal to the high-order bit of the operand.

Two's-complement notation does not include a negative zero. It has a number range in which the set of negative numbers is one larger than the set of positive numbers. The maximum positive number consists of an all-one integer field with a sign bit of zero, whereas the maximum negative number consists of an all-zero integer field with a one-bit for sign.

The CPU cannot represent the complement of the maximum negative number. When an operation such as a subtraction from zero produces the complement of the maximum negative number, the number remains unchanged, and a fixed-point overflow exception is recognized. An overflow does not result, however, when the number is complemented and the final result is within the representable range. An example of this case is a subtraction from minus one. The product of two maximum negative numbers is representable as a double-length positive number.

The sign bit is almost in a nozzle. An overflow carries into the sign-bit position and changes the sign; however, in algebraic shifting the sign bit does not change even if significant high-order bits are shifted out.

Programming Notes

Two's-complement notation is particularly suited to address computation and multiple-precision arithmetic.

The two's-complement representation of a negative number may be considered the sum of the integer part of the field, taken as a positive number, and the maximum negative number. Hence, in multiple-precision arithmetic benefit, the lower-order fields should be treated as positive numbers. Also, when negative numbers are shifted to the right, the resulting rounding, if any, is toward minus infinity and will toward zero.

Condition Code

The results of fixed-point sign-oriented add, subtract, compare, and shift operations are used to set the condition code in the program status word (PSW). All other fixed-point operations leave this code undisturbed. The condition code can be used for decision-making by subsequent branch-on-condition instructions.

The condition codes can be used to reflect three types of results for fixed-point arithmetic. For most operations, the states 0, 1, or 2 indicate zero, less than zero, or greater than zero content of the result register, while the state 3 is used when the result overflows.

For a comparison, the states 0, 1, or 2 indicate that the first operand is equal, low, or high.

For ADD, SUBTRACT, and SUBTRACT-LOGIC, the codes 0 and 1 indicate a zero or nonzero result register content; in the absence of a logical carry out of the sign position, the codes 2 and 3 indicate a zero or nonzero result register content with a logical carry out of the sign position.

CONDITION CODES FOR FIXED-POINT OPERATIONS

	0	1	2	3
Add (PF)	zero	< zero	= zero	overflow
Add Unsigned	zero	not zero	zero	carry
Compare H/F	equal	low	high	-
Load and Test	zero	< zero	= zero	-
Load Complement	zero	< zero	= zero	overflow
Load Negative	zero	< zero	-	-
Load Positive	zero	-	> zero	overflow
Shift Left Double	zero	< zero	> zero	overflow
Shift Left Single	zero	< zero	> zero	overflow
Shift Right Logical	zero	< zero	> zero	-
Shift Right Simple	zero	< zero	> zero	-
Subtract H/F	zero	< zero	= zero	carry
Subtract Unsigned	not zero	-	-	-

Instruction Format

Fixed-point instructions use the following three formats:

RS Format

Co-Code	R ₁	R ₂
0	78	0000

RSX Format

Co-Code	R ₁	X ₂	R ₂	D ₂
0	78	000	000	0000

RSX Format

G ₁ , G ₂ , d-	R ₁	R ₂	R ₂	D ₂
0	78	11	11	0000

In these formats, R₁ specifies the address of the general register containing the first operand. The second operand location, R₂, may be defined differently for each format.

In the RS format, the R₂ field specifies the address of the general register containing the second operand. The same register may be specified for the first and second operand.

In the RSX format, the contents of the general registers specified by the R₁ and R₂ fields are added to the content of the D₂ field to form an address designating the storage location of the second operand.

In the RS format, the content of the general register specified by the R₂ field is added to the content of the D₂ field to form an address. This address designates the storage location of the second operand to receive temporary and stored results. In the shift operations, the address specifies the amount of shift. The R₂ field specifies the address of a general register in PCIN, PCOUT, and SWAP registers and is ignored in the shift operations.

A zero in an R₂ or D₂ field indicates the absence of the corresponding address component.

An instruction can specify the same general register both for address modification and for operand location. Address modification is always completed before operation execution.

Result < replace the first operand, except for move and compare instructions, where the result replaces the second operand.

The contents of all general registers and storage locations participating in the addressing or execution part of an operation remain unchanged, except for the storing of the final result.

Instructions

The fixed point arithmetic instructions and their numeric formats and operation codes are listed in the following table. The table also indicates which instructions are not included in the small binary instruction set, when the condition code is set, and the exceptional conditions that occur if a program interruption.

NAME	FUNCTIONS	TYPE	EXPLANATION	CODE
Load	LR	RX		18
Load	L	RX	AS	58
Load Halfword	LH	RX	AS	18
Load and Test	LTH	RX	AS	18
Load Complement	LCR	RX	CF	13
Load Positive	LPA	RX	PF	10
Load Negate	LNC	RX	JL	
Load Multiple	LM	RX	AS	98
Add	AR	RX	G	IP
Add	A	RX	G	AS, P
Add Halfword	AH	RX	G	AS, P
Add Logical	ALD	RX	G	IP
Add Logical	AL	RX	G	AS
Subtract	AR	RX	G	IP
Subtract	S	RX	G	AS, IP
Subtract Halfword	SH	RX	G	AS, IP
Subtract Logical	SLD	RX	G	IP
Subtract Logical	SL	RX	G	AS
Compare	UR	RX	G	IP
Compare	U	RX	G	AS
Compare Halfword	UH	RX	G	AS
Multiply	MR	RX	G	IP
Multiply	M	RX	G	AS
Multiply Halfword	MH	RX	G	IP
Divide	DR	RX	G, RX	IP
Divide	D	RX	G, RX	AS, IP
Convert to Binary	CVD	RX	G, D, RX	IP
Convert to Decimal	CVD	RX	P, AS	IP
Shift	SL	RX	P, AS	IP
Shift (Halfword)	SHL	RX	P, AS	IP
Shift Multiple	SLM	RX	P, AS	IP
Shift Left Single	S, A	RX	G	IP
Shift Right Single	SRA	RX	G	IP
Shift Left Double	SLDM	RX	G, S	IP
Shift Right Double	SRDA	RX	G, S	IP

NOTES

- A Addressing operation
- C Condition code is set
- D Data execution
- E Overflow or underflow exception
- K End-point divide exception
- P Protection exception
- R Protection exception
- S Agreement exception

Programming Note

The logical, comparison, shift, and connectives, as well as logic, numeric, protect, and control instructions (except move and maximum/minumum) may be used in fixed-point calculations.

Load

LR RX

13	F ₁	R ₂
*	*	*

L RX

58	7	X ₂	E ₀	D ₂
*	*	*	*	*

The second operand is placed in the first operand location. The second operand is not changed.

Condition Code: The end-point unchanged.

Program Interruptions:

Addressing (L only)

Specification (T only)

Load Halfword

LR RX

48	F ₁	X ₂	E ₀	D ₂
*	*	*	*	*

The halfword second operand is placed in the first operand location.

The halfword second operand is expanded to a fullword by propagating the sign-bit value through the 16 high-order bit positions. Expansion occurs after the operand is obtained from storage and before insertion in the register.

Program Interruptions:

Addressing

Specification

Load and Test

LTH RX

13	F ₁	R ₂
*	*	*

The second operand is placed in the first operand location, and the sign and magnitude of the second operand determine the condition code. The second operand is not changed.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 -

Program Interruptions: None.**Programming Note:**

When the same register is specified as first and second operand location, the operation is equivalent to a test without data movement.

Load Complement:**LCR RR**

R_1	R_2
FF	00

The two's complement of the second operand is placed in the first operand location.

An overflow condition occurs when the maximum negative number is complemented; the number remains unchanged. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Overflow

Program Interruptions:

Fixed-point overflow

Programming Note:

Zero remains invariant under complementation.

Load Positive:**LPR RR**

R_1	R_2	R_3
00	00	00

The absolute value of the second operand is placed in the first operand location.

The operation includes complementation of negative numbers; positive numbers remain unchanged.

An overflow condition occurs when the maximum negative number is complemented; the number remains unchanged. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Codes:

- 0 Result is zero
- 1 -
- 2 Result is greater than zero
- 3 Overflow

Program Interruptions:

Fixed-point overflow

Load Negative:**LNE RR**

R_1	R_2	R_3
00	00	00

The two's complement of the absolute value of the second operand is placed in the first operand location. The operation complements positive numbers; negative numbers remain unchanged. The number zero remains unchanged with positive sign.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result is less than zero
- 2 -
- 3 -

Program Interruptions: None.**Load Multiple:****LMI RS**

R_1	R_2	R_3	R_4	R_5	R_6	R_7	R_8
00	00	00	00	00	00	00	00

The set of general registers starting with the register specified by R_1 and ending with R_8 (a register specified by R_8) is loaded¹ from the locations designated by the second operand address.

The storage area from which the contents of the general registers are obtained starts at the location designated by the second operand address and continues through as many words as needed. The general registers are loaded in the ascending order of their addresses, starting with the register specified by R_1 and continuing up to and including the register specified by R_8 , with register 0 following register 16.

The second operand remains unchanged.

Condition Codes: The code remains unchanged.

Program Interruptions:

Addressing
Specification

Programming Note

All combinations of reg size or classes specified by R₁ and R₂ are valid. When the register addresses are equal, only one word is transferred. When the address specified by R₁ is less than the address specified by R₂, the register addresses wrap around from 15 to 0.

Add

AL RR

1A	R ₁	R ₂
1	74	112

A RX

SA	R ₁	R ₂	S ₂	D ₀
1	74	112	134	-120

The second operand is added to the first operand, and the sum is placed in the first operand location.

Addition is performed by adding all 32 bits of both operands. If the carries out of the sign-bit position and the high-order numeric bit position agree, the sum is satisfactory; if they disagree, an overflow occurs. The sign bit is not changed after the overflow. A positive overflow yields a negative final sum, and a negative overflow results in a positive sum. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code

- 0 Sum is zero
- 1 Sum is less than zero
- 2 Sum is greater than zero
- 3 Overflow

Program Interruptions:

- Addressing (A only)
- Specification (A only)
- Fixed-point overflow

Programming Note

In two's-complement notation a zero result is always positive.

Add Halfword

AH RR

1A	R ₁	R ₂	B ₂	A ₂
1	74	112	115	-120

The halfword second operand is added to the first operand, and the sum is placed in the first operand location.

The halfword second operand is expanded to a full-

word before the addition by propagating the sign bit value through the 16 high-order bit positions.

Addition is performed by adding all 32 bits of both operands. If the carries out of the sign-bit position and the high-order numeric bit position agree, the sum is satisfactory; if they disagree, an overflow occurs. The sign bit is not changed after the overflow. A positive overflow yields a negative final sum, and a negative overflow results in a positive sum. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code

- 0 Sum is zero
- 1 Sum is less than zero
- 2 Sum is greater than zero
- 3 Overflow

Program Interruptions:

- Addressing
- Specification
- Fixed-point overflow

Add Logical

AL RR

1A	R ₁	R ₂
1	74	112

AL RX

1A	R ₁	R ₂	R ₂	A ₂
1	74	112	115	-120

The second operand is added to the first operand, and the sum is placed in the first operand location. The occurrence of a carry out of the sign position is recorded in the condition code.

Logical addition is performed by adding all 32 bits of both operands without further change to the resulting sign bit. The instruction differs from AND in the meaning of the condition code and in the absence of the interruption for overflow.

If a carry out of the sign position occurs, the leftmost bit of the condition code (i.e., bit 34) is made one. In the absence of a carry, bit 34 is made zero. When the sum is zero, the rightmost bit of the condition code (i.e., bit 35) is made zero. A nonzero sum is indicated by one bit 35.

Resulting Condition Code

- 0 Sum is zero (no carry)
- 1 Sum is not zero (no carry)
- 2 Sum is zero (carry)
- 3 Sum is not zero (carry)

Program Interruptions:
Addressing (A1 only)
Specification (A1, only)

Subtract

SH RR

SH	R1	X2	
c	14	10:0	15

SC RX

SC	R1	X2	B2	D2	
0	14	10:0	10:0	15:0	15

The second operand is subtracted from the first operand, and the difference is placed in the first operand location.

Subtraction is performed by adding the one's complement of the second operand and a low-order one to the first operand. All 32 bits of both operands participate, except for the sign bit position. If the carries out of the sign-bit position and the high-order numeric bit position agree, the difference is satisfactory; if they disagree, an overflow occurs. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code:

- 0 Difference is zero
- 1 Difference is less than zero
- 2 Difference is greater than zero
- 3 Overflow

Program Interruptions:

- Addressing (S only)
- Specifications (S only)
- Fixed-point overflow

Programming Note

When the same register is specified as first and second operand location, subtracting is equivalent to clearing the register.

Subtracting a maximum negative number from another maximum negative number gives a zero result and no overflow.

Subtract Halfword

SH RX

SH	R1	X2	D2	
0	15	10:0	10:0	15

The halfword second operand is subtracted from the first operand, and the difference is placed in the first operand location.

The halfword second operand is expanded to a fullword before the subtraction by propagating the sign-bit value through 16 high-order bit positions.

Subtraction is performed by adding the one's complement of the expanded second operand and a low-order one to the first operand. All 32 bits of both operands participate, except for the sign-bit position. If the carries out of the sign-bit position and the high-order numeric bit position agree, the difference is satisfactory; if they disagree, an overflow occurs. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code:

- 0 Difference is zero
- 1 Difference is less than zero
- 2 Difference is greater than zero
- 3 Overflow

Program Interruptions:

- Addressing
- Specification
- Fixed-point overflow

Subtract Logical

SL RR

SL	R1	X2	D2	
0	15	10:0	10:0	15

SC RX

SC	R1	X2	B2	D2	
0	15	10:0	10:0	15:0	15

The second operand is subtracted from the first operand, and the difference is placed in the first operand location. The occurrence of a carry out of the sign position is recorded in the condition code.

Logical subtraction is performed by adding the one's complement of the second operand and a low-order one to the first operand. All 32 bits of both operands participate, without further change to the resulting sign bit. The subtraction differs from subtract in the meaning of the condition code and in the absence of the interruption for overflow.

If a carry out of the sign position occurs, the leftmost bit of the condition code (also bit 34) is made one. In the absence of a carry, bit 34 is made zero. When the sum is zero, the rightmost bit of the condition code (also bit 31) is made zero. A nonzero sum is indicated by a one in bit 31.

Resulting Condition Codes:

- 0 =
- 1 Difference is not zero (no carry)
- 2 Difference is zero (carry)
- 3 Difference is not zero (carry)

Program Interruptions:

- Addressing (R only)
- Specification (S only)

Programming Note:

A zero difference cannot be obtained without a carry out of the sign position.

Compare

CR RR

19	R_1	R_2
0	10	10

C RX

39	R_1	X_2	R_2	D_2	0
0	10	10	10	10	0

The first operand is compared with the second operand, and the result determines the setting of the condition code.

Comparison is algebraic treating both operands as 32-bit signed integers. Operands in registers or storage are not changed.

Resulting Condition Codes:

- 0 Operands are equal
- 1 First operand is low
- 2 First operand is high
- 3 =

Program Interruptions:

- Addressing (C only)
- Specification (C only)

Compare Halfword

CH RX

49	R_1	X_2	R_2	D_2	0
0	10	10	10	10	0

The first operand is compared with the halfword second operand, and the result determines the setting of the condition code.

The halfword second operand is expanded to a full word before the comparison by propagating the sign bit value through the 18 high order bits positions.

Comparison is algebraic, treating both operands as 32-bit signed integers. Operands in registers or storage are not changed.

Resulting Condition Codes:

- 0 Operands are equal
- 1 First operand is low
- 2 First operand is high
- 3 =

Program Interruptions:

- Addressing
- Specification

Multiply

MR RR

1L	R_1	R_2
0	10	10

M RX

5L	R_1	R_2	B_2	D_2	0
0	10	10	10	10	0

The product of the multiplier (the second operand) and the multiplicand (the first operand) replaces the multiplicand.

Both multiplier and multiplicand are 32-bit signed integers. The product is always a 64-bit signed integer and occupies an even/odd register pair. Because the multiplicand is replaced by the product, the R₁ field of the instruction must refer to an even-numbered register; a specification exception occurs when R₁ is odd. The multiplicand is taken from the odd register of the pair. The content of the even-numbered register replaced by the product is ignored, unless the register contains the multiplier. An overflow cannot occur.

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand signs, except that a zero result is always positive.

Condition Codes: The code remains unchanged.

Program Interruptions:

- Addressing (M only)
- Specification

Programming Note:

The significant part of the product usually occupies 62 bits or fewer. Only when two maximum negative numbers are multiplied are 63 significant product bits formed. Since two's complement notation is used, the sign bit is extended right until the first significant product digit is encountered.

Multiply Halfword

MH RX

4R	R ₁	R ₂	R ₃	D ₂	
0	20	11.2	10.16	10.20	0

The product of the halfword multiplier (second operand) and multiplicand (first operand) replaces the multiplicand.

Both multiplicand and product are 32-bit signed integers and may be located in any general register. The halfword multiplier is expanded to a fullword before multiplication by propagating the sign bit value through the 10 high-order bit positions. The multiplicand is replaced by the low-order part of the product. The bits to the left of the 32 low-order bits are not tested for significance; no overflow indication is given.

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.

Condition Codes: The code remains unchanged.

Program Interruptions:

- Addressing (1)
- Specification

Programming Note

The significant part of the product usually occupies 28 bits or fewer, the exception being 37 bits when both operands are maximum negative. Since the low-order 32 bits of the product are stored unchanged, ignoring all bits to the left, the sign bit of the result may differ from the true sign of the product in the case of overflow.

Divide

DR RX

ID	R ₁	R ₂
0	20	11.2

D RX

D ₂	R ₁	R ₂	R ₃	R ₄	R ₅	R ₆
0	20	11.2	10.16	10.20	0	0

The dividend (first operand) is divided by the divisor (second operand) and replaced by the quotient and remainder.

The dividend is a 64-bit signed integer and occupies the even/odd pair of registers specified by the R₁ field of the instruction. A specification exception occurs

when DR is odd. A 32-bit signed remainder and a 32-bit signed quotient replace the dividend in the even-numbered and odd-numbered registers, respectively. The divisor is a 32-bit signed integer.

The sign of the quotient is determined by the rules of algebra. The remainder has the same sign as the dividend, except that a zero quotient or a zero remainder is always positive. All operands and results are treated as signed integers. When the relative magnitude of dividend and divisor is such that the quotient cannot be expressed by a 32-bit signed integer, a fixed-point divide exception is recognized (a program interruption occurs, no division takes place, and the dividend remains unchanged in the general registers).

Condition Codes: The code remains unchanged.

Program Interruptions:

- Addressing (1)
- Specification
- Fixed-point divide

Programming Note

Division applies to fullword operands in storage or to

Convert to Binary

CVE RX

4R	R ₁	R ₂	R ₃	R ₄	
0	20	11.2	10.16	10.20	0

The radix of the second operand is changed from decimal to binary, and the result is placed in the first operand location. The number is treated as a right-aligned signed integer before and after conversion.

The second operand has the packed decimal data format and is divided for valid sign and digit codes. Improper codes are a data exception and cause a program interruption. The decimal operand must be a double-word storage field, which must be located on an integral boundary. The low-order four bits of the field represent the sign. The remaining 60 bits contain 15 binary-coded decimal digits in front notation. The packed decimal data format is described under "Decimal Arithmetic".

The result of the conversion is placed in the general register specified by R₁. The maximum number that can be converted and still be contained in a 32-bit register is 9,174,493,617; the minimum number is -2,147,483,648. For any decimal number outside this range, the operation is completed by placing the 32 low-order binary bits in the register; a fixed point

divide exception exists, and a program interruption follows. In the case of a negative second operand, the low-order part is in two's-complement notation.

Condition Code: The code remains unchanged.

Program Interruptions:

Addressing

Specification

Data

Division/remainder

Convert to Decimal

CVD RX

R_1	R_2	R_3	R_4	R_5
0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000

The radix of the first operand is changed from binary to decimal, and the result is stored in the second operand location. The number is treated as a right-aligned signed integer both before and after conversion.

The result is stored in the storage location designated by the second operand and has the packed decimal format, as described in "Decimal Arithmetic." The result occupies a double-word storage and must be located on an internal boundary. The low-order four bits of the last argument represent the sign. A positive sign is encoded as 1100 or 1010; a negative sign is encoded as 1101 or 1011. The choice between the two sign representations is determined by the state of row bit 8. The remaining 60 bits contain 15 binary-coded decimal digits in truncation.

The number to be converted is obtained as a 32-bit signed integer from a general register. Since 15 decimal digits are available for the decimal equivalent of 31 bits, an overflow cannot occur.

Condition Code: The code remains unchanged.

Overflow Condition Code:

None

Addressing

Specification

Store

ST RX

R_1	R_2	R_3	R_4	R_5
0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000

The first operand is stored at the second operand location.

The 32 bits in the general register are placed unchanged at the second operand location.

Condition Code: The code remains unchanged.

Program Interruptions:

Protection

Addressing

Specification

Store Halfword

SH RX

R_1	R_2	R_3	R_4	R_5
0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000

The first operand is stored at the halfword second operand location.

The 16 low-order bits in the general register are placed unchanged at the second operand location. The 16 high-order bits of the first operand do not participate and are not tested.

Condition Code: The code remains unchanged.

Program Interruptions:

Protection

Addressing

Specification

Store Multiple

SM RX

R_1	R_2	R_3	R_4	R_5
0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000

The set of general registers starting with the register specified by R_1 and ending with the register specified by R_5 is stored at the locations designated by the second operand address.

The storage area where the contents of the general registers are placed starts at the location designated by the second operand address and continues through as many words as needed. The general registers are stored in the ascending order of their addresses, starting with the register specified by R_1 and continuing up to and including the register specified by R_5 , with register 0 following register 5. The first operand remains unchanged.

Condition Code: The code remains unchanged.

Program Interruptions:

Protection

Addressing

Specification

Shift Left Single

RRA R5



The integer part of the first operand is shifted left the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The sign of the first operand remains unchanged. All 21 integer bits of the operand participate in the left shift. Zeros are supplied to the vacated low-order register positions.

If the bit unlike the sign bit is shifted out of position 1, an overflow occurs. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Overflow


Program Interruption: Fixed-point overflow.

Programming Note

The base register or part register is not used to generate the second operand address because the first specification of the shift amount, A even, in the B2 field indicates the absence of indirect addressing specification.

Shift Right Single

RRA R2



The integer part of the first operand is shifted right the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The sign of the first operand remains unchanged. All 21 integer bits of the operand participate in the right shift. Bits equal to the sign are supplied to the vacated high-order bit positions. Low-order bits are shifted out without inspection and are lost.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 —

Program Interruption: None.


Programming Note

Right-shifting is similar to division by powers of two and to left-order truncation. Since negative numbers are kept in two's-complement notation, truncation is in the negative direction to. Both positive and negative numbers, rather than toward zero as in conventional arithmetic,

In the even words from 32 through 60 cause all significant digits to be shifted out of the register. They give a result of 1 for positive numbers and a minus one result for negative numbers.

Shift Left Double

S104 R5



The double-precision integer part of the first operand is shifted left the number of bits specified by the second operand address.

The R5 field of the instruction specifies an even-odd pair of registers and must contain an even register address. A specification exception occurs when R5 is odd.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The operand is treated as a number with 63 integer bits and a sign in the sign position of the even register. The sign remains unchanged. The high-order position of the odd register contains an integer add, and the content of the odd register participates in the shift in the same manner as the other integer bits. Zeros are supplied to the vacated low-order positions of the registers.

If a bit unlike the sign bit is shifted out of bit position 1 of the even register, an overflow occurs. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Overflow


Program Interruptions:

Specification

Fixed-point overflow

Shift Right Double

SRDA RS



The double-length integer part of the first operand is shifted right the number of places specified by the second operand address.

The E₁ field of the instruction specifies an even odd pair of registers and must contain an even register address. A specification exception occurs when E₁ is odd.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The sign of the first operand, which is leftmost in the even register, remains unchanged. Bits equal to the sign are shifted to the vacated high-order positions of both registers. Low-order bits are shifted out without repeat and are lost.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 --

Program Interruptions:

Specification

Programming Note

A zero shift amount in the double shift operations provides a double-length sign and magnitude test.

Fixed-Point Arithmetic Exceptions

Exceptional instructions, data, or results cause a program interruption. When a program interruption occurs, the current PSW is saved as an old PSW, and a new PSW is obtained. The interruption code in the old PSW identifies the cause of the interruption. The

following exceptions cause a program interruption in fixed-point arithmetic:

Protection: The storage key of a result location does not match the protection key in the new. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged. The only exception is source zero, which is calculated the sum of data stored in source registers and should not be used for further computation.

Addressing: An address designates a location outside the available storage for a particular installation. The operation is terminated. Therefore, the result data are unpredictable and should not be used for further computation. Operand addresses are tested only when used to access storage. Addresses used as a shift amount are not tested. The address restrictions do not apply to the components from which an address is generated or the content of the D₂ field and the contents of the registers specified by X₂ and Y₂.

Specification: A double-word operand is not located on a 14-bit boundary, a halfword operand is not located on a 10-bit boundary, a halfword operand is not located on a 9-bit boundary, or an instruction specifies an odd register address for a pair of general registers containing a 64-bit operand. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Data: A sign or a digit code of the decimal operand or exponent or mantissa is incorrect. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Fixed-Point Overflow: The result of a subtraction, add, subtract, or shift operation overflows. The interruption occurs only when the fixed-point overflow mask bit is one. The operation is completed by placing the truncated low-order result in the register and setting the condition code to 1. The overflow bits are lost. In add-type operations the sign stored in the register is the opposite of the sign of the sum or difference. In shift operations the sign of the shifted number remains unchanged. The state of the mask bit does not affect the result.

Fixed-Point Divide: The quotient of a division exceeds the register size, including division by zero, or the result in convert-to-binary extends 31 bits. Division is suppressed. Therefore, data in the registers remain unchanged. The operation is completed by recording the truncated low-order result in the register.

Decimal Arithmetic

Decimal arithmetic operates on data in the packed format. In this format, two decimal digits are placed in one eight-bit byte. Since data are often communicated to or from external devices in the zoned format (which has one digit in an eight-bit byte), the necessary format-conversion operations are also provided in this instruction group.

Data are interpreted as integers, right-aligned, in their fields. They are kept in true notation with a sign in the low-order eight-bit byte.

Processing takes place right to left between main storage locations. All decimal arithmetic instructions use a two-address format. Each address specifies the leftmost byte of an operand. Associated with this address is a length field, indicating the number of additional bytes that the operand extends beyond the first byte.

The decimal arithmetic instruction set provides for adding, subtracting, comparing, multiplying, and dividing, as well as the format conversion of variables-length operands. Most decimal instructions are part of the decimal feature.

The word limit code is set as a result of all divide-type and compare-type operations.

Data Format

Decimal operands reside in main storage only. They occupy fields that may start at any byte address and are composed of one to 10 eight-bit bytes.

Lengths of the two operands specified in an instruction need not be the same. If necessary they are considered to be extended with zeros to the left of the high-order digits. Results never exceed the limits set by address and length specifications. Lost carries or lost digits from arithmetic operations are signaled as a decimal overflow exception. Operands are either in the packed or zoned format.

Packed Decimal Number

Digit	Digit	Digit		Digit	Digit	Digit	Sign
-------	-------	-------	--	-------	-------	-------	------

In the packed format, two decimal digits normally are placed adjacent in a byte, except for the rightmost byte of the field. In the rightmost byte a sign is placed

to the right of decimal digit. Both digits and a sign are encoded and occupy four bits each.

Zoned Decimal Number

Zone	Digit	Zone	Digit	Zone	Digit	Sign	Digit
------	-------	------	-------	------	-------	------	-------

In the zoned format, the low-order four bits of a byte, the *number*, are normally occupied by a decimal digit. The four high-order bits of a byte are called the *zone*, except for the rightmost byte of the field, where now only the sign occupies the zone position.

Arithmetic is performed with operands and results in the packed format. In the zoned format, the digits are represented as part of an alphanumeric character set. A move instruction is provided to transform packed data into packed data, e.g., an *MOVE* instruction performs the reverse transformation. Moreover, the *MOVE* instructions may be used to change data from packed to zoned.

The fields specified in decimal arithmetic other than in pack, unpack, and move-type operations either should not overlap or will overlap coincident rightmost bytes. In move-type moves, the destination field may also overlap to the right of the source field. Because the code configurations for digits and sign are verified during arithmetic, improper overlapping fields are recognized as data exceptions. In move-type operations the operand digits and signs are not checked, and the operand fields may overlap without any restrictions.

The rules for overlapped fields are established for the case where operands are fetched right to left from storage, eight bits at a time, just before they are processed. Similarly, the results are placed in storage, eight bits at a time, as soon as they are generated. Actual processing procedure may be considerably different because of the use of preferred storage for intermediate results. Nevertheless, the same rules are observed.

Number Representation

Numbers are represented as right-aligned binary integers with a plus or minus sign.

The digits 0-9 have the binary encoding 0000-1001. The codes 1010-1111 are invalid as digits. This set of

values is interpreted as sign codes, with 1010, 1100, 1110, and 1111 recognized as plus and with 1011 and 1101 recognized as minus. The codes 0000-0001 are invalid as sign codes. The zeros are not tested for valid codes as they are eliminated in changing data from the coded to the packed format.

The sign and zone codes generated for all decimal arithmetic results differ for the extended binary coded-decimal interchange code (EBCDIC) and the American Standard code for information interchange (ASCII). The choice between the two codes is determined by bit 12 of the raw. When bit 12 is zero, the preferred EBCDIC codes are generated; these are plus, 1000; minus, 1100; and zone, 1111. When bit 12 is one, the preferred ASCII codes are generated; these are plus, 1010; minus, 1011; and zone, 0101.

Condition Code

The results of all add-type and comparison operations are used to set the condition code. All other decimal arithmetic operations leave the code unchanged. The condition code can be used for decision-making by subsequent branch-on-condition instructions.

The condition code can be set to reflect two types of raw. In the decimal arithmetic, for most operations the states 0, 1, and 2 indicate a zero, less than zero, and greater than zero content of the result field; the state 3 is used when the result of the operation overflows.


In the comparison operation, the states 0, 1, and 2 indicate that the first operand compared equal, low, or high.

Raw bits from result after decimal arithmetic				
	0	1	2	3
Add Decimal	zero	less than	greater than	overflow
Compare Decimal	equal	low	high	-
Subtract Decimal	zero	less than	greater than	overflow
Zero and Add	zero	less than	greater than	overflow

Instruction Format

Decimal instructions use the following formats:

SS Format



For this format, the contents of the general registers specified by R_1 is added to the content of the D_1 field to form an address. This address specifies the leftmost byte of the first operand field. The number of operand bytes to the right of this byte is specified by the L_2 field of the instruction. Therefore, the length in bytes of the first operand field is $L_2 + 1$, corresponding to a

length code in L_1 of 0000-1111. The second operand field is specified similarly by the L_2 , R_2 , and $\sum D_2$ instruction fields.

A zero in the R_1 or R_2 field indicates the absence of the corresponding address component.

Results of operations are always placed in the first operand field. The result is never stored outside the field specified by the address and length. In the event the first operand is longer than the second, the second operand is extended with high order zero up to the length of the first operand. Such extension never modifies storage. The second operand field and the contents of all general registers remain unchanged.

Instructions

The decimal arithmetic instructions and their mnemonics and operation codes follow. All instructions use the SS format and assume packed operands and raw D_1 . The D_2 exceptions are raw, which has a zeroed operand, and raw+, which has a word result. The table indicates the feature to which each instruction belongs when the condition code is set, and the exception that causes a program interruption.

OPCODE	REGISTER	TYPE	EXCEPTIONS	COND
ADD DECIMAL	AP	SS T/C	PA, TD, FA	FA
SUBTRACT DECIMAL	SP	SS T/C	PA, TD, FA	FB
REVERSE ADD	RP	SS T/C	PA, TD, FA	FB
CMP DECIMAL	CP	SS T/C	A, D	FB
MUL DECIMAL	MP	SS T	PA, TD	FC
DIVIDE DECIMAL	DP	SS T	PA, SD, DK	FD
IN 4	PADF	SS	DA	FS
IN 8	UNPK	SS	DA	FS
MOVE WITH WORD	MWD	SS	DA	FI

NOTES


- A = Addressing exception
- C = Condition code used
- D = Data exception
- DP = Decimal overflow exception
- DE = Decimal divide exception
- F = Function or exception
- I = Specification error, function
- P = Program fault

Programming Note

The moving, editing, and logical comparing instructions may also be used in decimal calculations.

Add Decimal

AP = SS



The second operand is added to the first operand, and the sum is placed in the first operand location.

Addition is algebraic, taking into account sign and all digits of both operands. All signs and digits are checked for validity. If necessary, high-order zeros are supplied for either operand. When the first operand field is too short to contain all significant digits of the sum, a decimal overflow occurs, and a program interruption is taken provided that the corresponding mask bit is one.

Overflow has two possible causes. The first is the loss of a carry out of the high-order digit position of the result field. The second cause is an overflow result, which occurs when the second operand field is larger than the first operand field and significant result digits are lost. The field size clause are not an indicator of overflow.

The first and second operand fields may overlap when their low-order bytes coincide; therefore, it is possible to add a number to itself.

The sign of the result is determined by the rules of algebra. A zero sum is always positive. When high-order digits are lost because of overflow, a zero result has the sign of the correct sum.

Resulting Condition Code:

- 0 Sum is zero
- 1 Sum is less than zero
- 2 Sum is greater than zero
- 3 Overflow

Program Interruptions:

Operation (if decimal feature is not installed)

Protection

Addressing

Data

Overflow

Subtract Decimal

SB - SS

FB	L1	L2	E	D1	D2	D3	D4

The second operand is subtracted from the first operand, and the difference is placed in the first operand location.

Subtraction is algebraic, taking into account sign and all digits of both operands. The subtract process is similar to add process, except that the sign of the second operand is changed from positive to negative or from negative to positive after the operand is obtained from storage and before the arithmetic.

The sign of the result is determined by the rules of algebra. A zero difference is always positive. When

high-order digits are lost because of overflow a zero result has the sign of the correct difference.

Resulting Condition Code:

- 0 Difference is zero
- 1 Difference is less than zero
- 2 Difference is greater than zero
- 3 Overflow

Program Interruptions:

Operation (if decimal feature is not installed)

Protection

Addressing

Data

Decimal overflow

Programming Note:

The operands of successive operations may overlap when their low-order bytes coincide, even when their lengths are unequal. This property may be used to set to zero an entire field or the low-order part of a field.

Zero and Add

ZAP - SS

FB	L1	L2	B1	D1	D2	D3	D4

The second operand is placed in the first operand location.

The operation is equivalent to an addition to zero. A zero result is positive. When high-order digits are lost because of overflow, a zero result has the sign of the second operand.

Only the second operand is checked for valid sign and digit codes. Extra high-order zeros are supplied if needed. When the first operand field is too short to contain all significant digits of the second operand, a decimal overflow occurs and results in a program interruption, provided that the decimal overflow mask bit is one. The first and second operand fields may overlap when the rightmost byte of the first operand field is coincident with or to the right of the rightmost byte of the second operand.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Overflow

Program Interruptions:

Operation (if decimal feature is not installed)

Addressing

Data

Decimal overflow

Protection

Compare Decimal

OP 55

	FS	L_1	L_2	B_1	ΣD_1	B_2	ΣD_2	
0	10	1111	1111	1111	1111	1111	1111	11

The first operand is compared with the second, and the condition code indicates the comparison result.

Comparison is right to left, taking into account the sign and all digits of both operands. All signs and digits are checked for validity. If the fields are unequal in length, the shorter is extended with high-order zeros. A positive zero compares equal to a negative zero. Neither operand is changed as a result of the operation. Overflow cannot occur in this operation.

The first and second fields may overlap when their low-order bytes coincide. It is possible, therefore, to compare a number to itself.

Resulting Condition Codes:

- 0 Operand signal
- 1 First operand is less
- 2 First operand is high
- 3 ..

Program Interruptions:

- Operations (/ Decimal feature is not installed)
- Addressing
- Data

Programming Note:

The COMPARE DECIMAL is unique in processing from right to left; taking signs, zeros, and invalid characters into account; and extending variable-length fields when they are unequal in length.

Multiply Decimal

OP 55

	FS	L_1	L_2	B_1	ΣD_1	B_2	ΣD_2	
0	10	1111	1111	1111	1111	1111	1111	11

The product of the multiplier (the second operand) and the multiplicand (the first operand) replaces the multiplicand.

The multiplier size is limited to 16 digits and sign and must be less than the multiplicand size. Length code L_2 , larger than seven, or larger than or equal to the length code L_1 , is recognized as a specification exception. The operation is suppressed and a program interruption occurs.

Since the number of digits in the product is the sum of the number of digits in the operands, the multiplicand must have high-order zero digits for at least a field size that equals the multiplier field size; otherwise,

a data exception is recognized and a program interruption occurs. This definition of the multiplicand field ensures that no product overflow can occur. The maximum product size is 31 digits. At least one high-order digit of the product field is zero.

All operands and results are treated as signed integers, right-aligned in their fields. The sign of the product is determined by the rules of algebra from the multiplier and multiplicand signs, even if one or both operands are zero.

The multiplier and product fields may overlap when their low-order bytes coincide.

Condition Code: The code remains unchanged.

Program Interruptions:

- Operations (if decimal feature is not installed)
- Addressing
- Precise
- Specification
- Data

Programming Note:

When the multiplicand does not have the desired number of leading zeros, multiplication may be preceded by a zero and appended into a larger field.

Divide Decimal

OP 55

	FS	L_1	L_2	B_1	ΣD_1	B_2	ΣD_2	
0	10	1111	1111	1111	1111	1111	1111	11

The dividend (the first operand) is divided by the divisor (the second operand) and replaced by the quotient and remainder.

The quotient field is placed leftmost in the first operand field. The remainder field is placed rightmost in the first operand field and has a size equal to the divisor size. Together, the quotient and remainder occupy the entire dividend field; therefore, the address of the quotient field is the address of the first operand. The size of the quotient field in eight-bit bytes is $L_1 - L_2$ and the length code for this field is one less ($L_1 - L_2 = 1$). When the divisor length code is larger than seven (15 digits and sign) or larger than or equal to the dividend length code, a specification exception is recognized. The operation is suppressed, and a program interruption occurs.

The dividend, divisor, quotient, and remainder are all signed integers, right-aligned in their fields. The sign of the quotient is determined by the rules of algebra from dividend and divisor signs. The sign of the remainder has the same value as the dividend sign. These rules are true even when quotient or remainder is zero.

Overflow can occur. A quotient larger than the number of digits allowed is recognized as a decimal divide exception. The operation is suppressed, and a program interruption occurs. Divisor and dividend remain unchanged in their storage locations.

The divisor and dividend fields may overlap only if their low-order bytes coincide.

Condition Code: The code remains unchanged.

Program Interruption:

Operation (if decimal feature is not installed)

Addressing

Protection

Specification

Data

Decimal Divide

Precautionary Note

The maximum dividend size is 31 digits and sign. Since the smallest remainder size is one digit and sign, the maximum quotient size is 29 digits and sign.

The condition for a divide exception can be determined by a trial subtraction. The leftmost digit of the divisor field is aligned with the leftmost less-one digit of the dividend field. When the divisor, so aligned, is less than or equal to the dividend, a divide exception is indicated.

A decimal divide exception occurs if the dividend does not have at least one leading zero.

Pack

PACK 35

F2	1	12	2	3	31	32	33	34	35	36	37
0	1	12	2	3	31	32	33	34	35	36	37

The format of the second operand is changed from packed to zoned, and the result is placed in the first operand location.

The second operand is assumed to have the zoned format. All zones are ignored, except the zone over the low-order digit, which is assumed to represent a sign. The sign is placed in the right four bits of the low-order byte, and the digits are placed adjacent to the sign and to each other in the remainder of the result field. The sign and digits are moved unchanged to the first operand field and are not checked for valid codes.

The fields are processed right to left. If necessary, the second operand is extended with high-order zeros. If the first operand field is too short to contain all significant digits of the second operand field, the remaining digits are ignored. Overlapping fields may occur and are processed by storing each result byte immediately after the necessary operand bytes are fetched.

Condition Code: The code remains unchanged.

Program Interruption:

Addressing

Unpack

UNPK 35

E0	1	12	2	3	31	32	33	34	35	36	37
0	1	12	2	3	31	32	33	34	35	36	37

The format of the second operand is changed from packed to zoned, and the result is placed in the first operand location.

The digits and sign of the packed operand are placed unchanged in the first operand location, using the zoned format. Zones with coding 1111 in the binary-coded-decimal mode and ending 0101 in the asc mode are supplied for all bytes, except the low-order byte, which receives the sign of the packed operand. The operand signs and digits are not checked for valid codes.

The fields are processed right to left. The second operand is extended with zero digits before unpacking, if necessary. If the first operand field is too short to contain all significant digits of the second operand, the remaining digits are ignored. The first and second operand fields may overlap and are processed by storing a result byte immediately after the necessary operand bytes are fetched.

Condition Code: The code remains unchanged.

Program Interruption:

Addressing

Execution

Move with Offset

MVO 36

F1	1	12	2	3	31	32	33	34	35	36	37
0	1	12	2	3	31	32	33	34	35	36	37

The second operand is placed to the left of any addition to the low-order four bits of the first operand.

The low-order four bits of the first operand are extracted as low-order bits to the second operand; the second operand bits are offset by four bit positions, and the result is placed in the first operand location. The first and second operand bytes are not checked for valid codes.

The fields are processed right to left. If necessary, the second operand is extended with high-order zeros.

If the first operand field is too short to contain all bytes of the second operand, the remaining information is ignored. Overlapping fields may occur and are processed by storing a new byte as soon as the necessary open nibbles are fetched.

Condition Codes: The code remains unchanged.

Program Interruptions:

Protection

Addressing

Programming Note

The instruction set for decimal arithmetic includes no shift instructions since the equivalent of a shift can be obtained by programming programs for right or left shift, and for an even or odd shift amount may be written with word write codes and the logical move instructions.

Decimal Arithmetic Exceptions

Exceptions, instructions, data, or results cause a program interruption. When the interruption occurs, the current RSW is stored as an RSV, and a new RSW is obtained. The interruption code in the old RSV identifies the cause of the interruption. The following exceptions cause a program interruption in decimal arithmetic.

Operation: The decimal feature is not installed and the instruction is ADD, SUBTRACT, MULTIPLY, DIVIDE, or MOVE. The instruction is suppressed. Therefore, the condition code and data in storage and registers remain unchanged.

Protection: The storage key of a result location does not match the protection key in the RSV.

Addressing: An address designates a location outside the available storage for the installed system.

In the two preceding exceptions, the operation is terminated. The result data and the condition code are unpredictable and should not be used for further computation.

These address exceptions do not apply to the circumstances from which an address is generated — the contents of the TH and TA fields and the continuity of the registers specified by R₁ and R₂.

Overflow: A multiplier or a divisor size exceeds 15 digits and sign or exceeds the multiplicand or dividend size. The instruction is suppressed; therefore, the condition code and data in storage and registers remain unchanged.

Data: A sign or digit code of an operand in ADD, SUBTRACT, MULTIPLY DECIMAL ZERO ADD, COMPARE DECIMAL, MULTIPLY DECIMAL, or DIVIDE DECIMAL is incorrect, a multiplicand has insufficient high order zeros in the operand fields to allow operations overlap incorrectly. The operation is terminated. The result data and the condition code are unpredictable and should not be used for further computation.

Divide Overflow: The result of ADD DECIMAL, SUBTRACT DECIMAL, or DIVIDE DECIMAL overflows. The program interruption occurs only when the decimal overflow flag mask bit is one. The operation is completed by placing the truncated low-order result in the result field and setting the condition code to 3. The sign and low-order digits contained in the result field are the same as they would have been for an infinitely long result field.

Divide Divide Check: The quotient exceeds the specified data field, including division by zero. Division is suppressed. Therefore, the dividend and divisor remain unchanged in storage.

Floating-Point Arithmetic

The purpose of the floating-point instruction set is to perform calculations using operands with a wide range of magnitude and yielding results scaled to preserve precision.

A floating-point number consists of a signed exponent and a signed fraction. The quantity expressed by this number is the product of the fraction and the number 8 raised to the power of the exponent. The exponent is expressed in excess 81 binary notation; the fraction is expressed as a hexadecimal number having a radix point to the left of the high-order digit.

To avoid unnecessary shifting and loading operations for results and operands, four floating-point registers are provided. The floating-point instruction set provides for loading, adding, subtracting, comparing, multiplying, dividing, and storing, as well as the sign control of short or long operands. Short operands generally provide faster processing and require less storage than long operands. On the other hand, long operands provide greater accuracy of computation. Operations may be either register to register or storage to register. All floating-point instructions and registers are part of the floating-point feature.

To preserve maximum precision, addition, subtraction, multiplication, and division are performed with normalized results. Addition and subtraction may also be performed with unnormalized results. Normalized and unnormalized operands may be used in any floating-point operation.

The condition code is set as a result of all sign control, add, subtract, and compare operations.

Data Format

Floating-point data occupy a fixed-length format, which may be either a fullword, short format or a doubleword long format. Both formats may be used in main storage and in the floating-point registers. The four floating-point registers are numbered 0, 2, 4, and 6.

Short Floating-Point Number

S	Characteristic	Fraction
0	71	72

Long Floating-Point Number

S	Characteristic	Fraction	Exponent
0	71	72	73

The first bit in either format is the sign bit (S). The subsequent seven bit positions are occupied by the characteristic. The fraction field may have either six or 14 hexadecimal digits.

The entire set of floating-point instructions is available for both short and long operands. When short-precision is specified, all operands and results are 32-bit floating-point words, and the rightmost 32 bits of the floating-point registers do not participate in the operations and remain unchanged. An exception is the product in routine V, which is a 64-bit word and occupies a full register. When long-precision is specified, all operands and results are 64-bit floating-point words.

Although final results in short-precision have six fraction digits, intermediate results in addition, subtraction, and division may extend to seven fraction digits. The low-order digit of a seven-digit fraction is called the guard digit and serves to increase the precision of the final result. Intermediate results in long-precision do not exceed 14 fraction digits.

Number Representation

The fraction of a floating-point number is expressed in hexadecimal digits. The radix point of the fraction is assumed to be immediately to the left of the high-order fraction digit. To provide the proper magnitude for the floating-point number, the fraction is considered to be multiplied by a power of 16. The characteristic portion, bits 4-7 of both floating-point formats, indicates this power. The characteristic is treated as an excess 81 number with a range from -84 through +83, corresponding to the binary values 0-192.

Both positive and negative quantities have a true fraction, the difference in sign being indicated by the sign bit. The number is positive or negative according to as the sign bit is zero or one.

The range covered by the magnitude (M) of a normalized floating-point number is in short precision $10^{-15} \leq M \leq (1-10^{-6}) \cdot 16^{83}$, and in long precision $10^{-16} \leq M \leq (1-10^{-7}) \cdot 16^{83}$, or approximately $2.4 \cdot 10^{-15} \leq M \leq 7.2 \cdot 10^{83}$ in either precision.

A number with zero characteristic, zero fraction, and plus sign is called a true zero. A true zero may arise as the result of an arithmetic operation because of the particular magnitude of the operands. A result is forced to be true zero when an exponent underflow occurs or when a result fraction is zero and no program interruption due to sign-flipper exception is taken. When the program interruption is taken, the true zero is not forced, and the characteristic and sign of the result remain in the field. Whenever a result has a zero, handling the exponent overflow and underflow exceptions do not cause a program fault/trap. When a divisor has a zero fraction, division is omitted, a floating-point divide exception exists, and a program interruption occurs. Otherwise, zero fractions and zero characteristics participate as normal numbers in all arithmetic operations.

The sign of a sum, difference, product, or quotient with zero fraction is positive. The sign of a zero fraction resulting from other operations is established by the rules of algebra from the operand signs.

Normalization

A quantity can be represented with the greatest precision by a floating-point number of given fraction length when that number is normalized. A normalized floating-point number has a nonzero higher-order hexadecimal fraction digit. If one or more high-order fraction digits are zero, the number is said to be unnormalized. The process of normalization consists of shifting the fraction left until the high-order hexadecimal digit is nonzero and reducing the characteristic by the number of leading null digits shifted. A zero fraction can not be normalized, and its associated characteristic therefore remains unchanged when normalization is called for.

Normalization usually takes place when the intermediate arithmetic result is changed to the final result. This function is called postnormalization. In performing multiplication and division, the operands are normalized prior to the arithmetic process. This function is called prenormalization.

Floating point operations may be performed with or without normalization. Most operations are performed in only one of these two ways. Addition and subtraction may be specified either way.

When an operation is performed without normalization, high order zeros in the result fraction are not eliminated. The result may or may not be normalized, depending upon the original operands.

In both normalized and unnormalized operations, the initial operands need not be normalized form. Also, intermediate fraction results are shifted right

when a overflow occurs, and the intermediate function result is truncated to the final result length after the shifting, if any.

Programming Note

Since normalization applies to hexadecimal digits, the three high-order bits of a normalized number may be zero.

Condition Code

The results of floating-point sign-control, add, subtract, and compare operations are used to set the condition code. Multiplication, division, handling, and saving leave the code unchanged. The condition code can be used for decision-making by subsequent branch-and-condition instructions.

The condition code can be set to reflect two types of results, or floating-point arithmetic. For most operations, the states 0, 1, or 2 indicate the content of the result register is zero, less than zero, or greater than zero. A zero result is indicated whenever the result fraction is zero, including a forced zero. State 3 is used when the exponent of the result overflows.

For comparison, the states 0, 1, or 2 indicate that the first operand is equal, low, or high.


Condition code versus floating-point arithmetic:

	0	1	2	3
Add Normalized #/s	=0	< zero	> zero	overflow
Add Unnormalized #/s	≠0	< zero	> zero	overflow
Compare #/s	equal	low	high	
Load Neg. #/s	=0	< zero	> zero	
Load Unsigned #/s	≠0	< zero	> zero	
Load Positive #/s	=0	< zero	> zero	
Subtract				
Normalized #/s	=0	< zero	> zero	overflow
Subtract				
Unnormalized #/s	=0	< zero	> zero	overflow


Instruction Format

Floating point instructions use the following two formats:

RR Format



RA Format



In these formats, R_i designates the address of a floating-point register. The contents of this register will be

called the first operand. The second operand location is defined differently for two formats.

In the *w*-format, the R_2 field specifies the address of a floating-point register containing the second operand. The same register may be specified for the first and second operand.

In the *ws*-format, the contents of the general registers specified by X_2 and B_2 are added to the content of the D_2 field, x , to form a word address designating the location of the second operand.

A zero in an X_2 or B_2 field indicates the absence of the corresponding address component.

The register indices specified by the R_2 and B_2 fields should be 0, 2, 4 or 5. Otherwise, a specification exception is recognized, and a program interrupt is caused.

The storage address of the second operand should designate word boundaries for short operands and double-word boundaries for long operands. Otherwise, a specification exception is recognized, and a program interruption is caused.

Results replace the first operand, except for the store operations, where the second operand is unaffected.

Except for the scaling of the final result, the contents of all floating-point general registers and storage locations participating in the addressing of execution part of an operation remain unchanged.

The floating-point instructions are the only instructions using the floating-point registers.

Instructions

The floating-point arithmetic instructions and their mnemonics, formats, and operation codes follow. All operations can be specified in short and long precision and are part of the floating-point feature. The following table indicates when normalizations occur, when the condition code is set, and the exceptions that cause a program interruption.

NAME	OPERANDS	TYPE	EXCEPTIONS	CODE
Load (Long)	LDR	RR F	S	28
Load (Long)	LD	RX F	A,S	48
Load (Short)	LDR	RR F	S	38
Load (Short)	LE	RX F	A,S	78
Load and Test (Long)	LTDR	RR F,C	S	22
Load and Test (Short)	LTFR	RR F,C	S	32
Load Complement (Long)	LTDR	RR F,C	S	24
Load Complement (Short)	LTFR	RR F,C	S	34

NAME	OPERANDS	TYPE	EXCEPTIONS	CODE
Load Floating (Long)	LDFR	RR F,C	S	50
Load Floating (Short)	LFTR	RR F,C	S	50
Load Negative (Long)	LNDR	RR F,C	S	21
Load Negative (Short)	LNMR	RR F,A	S	31
Add Normalized (Long)	NAE	RX F,C	S,C,F,L,S	2A
Add Normalized (Short)	NAE	RX F,C	S,C,F,L,S	6A
Add Normalized (Short)	NAE	RX F,C	S,C,F,L,S	3A
Add Normalized (Short)	NAE	RX F,C	S,C,F,L,S	7A
Add Unnormalized (Long)	APR	RR F,C	S, E,L,S	2D
Add Unnormalized (Short)	APR	RR F,C	S, E,L,S	6D
Add Unnormalized (Short)	APR	RR F,C	S, E,L,S	3D
Add Unnormalized (Short)	APR	RR F,C	S, E,L,S	7D
Subtract Normalized (Long)	NSLR	RR F,C	S,C,F,L,S	2B
Subtract Normalized (Long)	NSLR	RR F,C	S,C,F,L,S	6B
Subtract Normalized (Short)	NSLR	RR F,C	S,C,F,L,S	3B
Subtract Normalized (Short)	NSLR	RR F,C	S,C,F,L,S	7B
Subtract Unnormalized (Short)	NSR	RR F,C	S,E,L,S	2F
Subtract Unnormalized (Long)	NSR	RR F,C	S,E,L,S	6F
Subtract Unnormalized (Long)	NSR	RR F,C	S,E,L,S	3F
Subtract Unnormalized (Short)	NSR	RR F,C	S,E,L,S	7F
Compare (Long)	CDR	RR F,C	S	59
Compare (Long)	CD	RR F,C	A,S	69
Compare (Short)	CDS	RR F,C	S	59
Compare (Short)	CD	RR F,C	A,S	79
Divide (Long)	IDDR	RR F	S	50
Divide (Short)	IDDR	RR F	S	54
Multiply (Long)	NMDR	RR F	S,I,S	4F
Multiply (Long)	NMD	RR F	A,S,D,F,R	6F
Multiply (Short)	NMEH	RR F	S,I,S	4F
Multiply (Short)	NME	RR F	A,S,D,F,R	6F
Divide (Long)	IDDR	RR F	S,I,F,R	5D
Divide (Long)	IDR	RR F	* S,I,D,F,R	7D
Divide (Short)	IDDR	RR F	S,I,F,R	5D
Divide (Short)	IDL	RR F	S,I,D,F,R	7D
Store (Long)	STD	RR F	F,N,S	40
Store (Short)	STD	RR F	F,N,S	40

CODES

*	Addressing exception
C	Condition code is set
F	Floating-point feature
FE	Floating-point divide exception
I	Significance exception
N	Normalized operation
P	Precision exception
S	Specification exception
UE	Exponent-underflow exception

Load

LFR RR (Short Operands)

32	R ₁	R ₂
71	11	10

LF RX (Short Operands)

70	Z ₁	X ₂	Z ₂	E ₂
71	11	10	10	10

LDR RR (Long Operands)

32	R ₁	R ₂
71	11	10

LD RX (Long Operands)

68	R ₁	X ₂	R ₂	E ₂
71	11	10	10	10

The second operand is placed in the first operand location.

The second operand is not changed. In short-precision the low-order half of the result register remains unchanged. Exponent overflow, exponent underflow, or lost significance cannot occur.

Condition Codes: The code is never unchanged.

Program Interruptions:

Operation (if floating-point feature is not installed)

AddOverflow (i.e. no carry)

Specification

Program Interruptions

Operation (if floating-point feature is not installed)

Specification

Programming Note

When the same register is specified as both first and second operand location, the operation is equivalent to a test without data movement.

Load Complement

LCSR RR (Short Operands)

32	R ₁	R ₂
71	11	10

LCDR RR (Long Operands)

23	R ₁	R ₂
71	11	10

The second operand is placed in the first operand location with the sign changed to the opposite value.

The sign bit of the second operand is inverted, while characteristic and fraction are not changed. In short-precision the low-order half of the result register remains unchanged and is not tested.

Resulting Condition Code:

- 0 Result fraction is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 -

Program Interruptions:

Operation (if floating-point feature is not installed)

Specification

Load Positive

LPPR RR (Short Operands)

30	R ₁	R ₂
71	11	10

LPLR RR (Long Operands)

20	R ₁	R ₂
71	11	10

The second operand is placed in the first operand location with the sign made plus.

The sign bit of the second operand is made zero, while characteristic and fraction are not changed. In short-precision, the low-order half of the result register remains unchanged and is not tested.

Resulting Condition Codes:

- 0 Result fraction is zero
- 1 =
- 2 Result is greater than zero
- 3 =

Program Interruptions:

Operation (E floating-point feature is not installed)

Specification

Load Negative

AMDR RR (Short Operands)

31	E_1	R_2
18	17	16

AMDR RR (Long Operands)

21	E_1	R_2
23	22	21

The second operand is placed in the first operand location with the sign made minus.

The sign bit of the second operand is made one, even if the fraction is zero. Characteristic and fraction are not changed. In short-precision, the low-order half of the result register remains unchanged, and is not tested.

Resulting Condition Codes:

- 0 Result fraction is zero
- 1 Result is less than zero
- 2 =
- 3 =

Program Interruptions:

Operation (E floating-point feature is not installed)

Specification

Add Normalized

AMR RR (Short Operands)

31	E_1	R_2
24	23	22

AMR RR (Short Operands)

31	E_1	X_2	E_2	R_2
24	23	22	21	20

AMR RR (Long Operands)

31	E_1	R_2
24	23	22

AMR RX (Long Operands)

31	E_1	X_2	E_2	R_2
24	23	22	21	20

The second operand is added to the first operand, and the normalized sum is placed in the first operand location.

In short-precision, the low-order halves of the floating-point registers are added, and remain unchanged.

Addition of two floating-point numbers consists of a characteristic comparison, and a fraction addition. The characteristics of the two operands are compared, and the fraction with the smaller characteristic is right-shifted. A characteristic is increased by one for each hexadecimal digit of shift, until the two characteristics agree. The fractions are then added algebraically to form an intermediate sum. If an overflow carry occurs, the intermediate sum is right-shifted one digit, and the characteristic is increased by one. If this increase causes a characteristic overflow, an exponent-overflow exception is signalled, and a program interruption occurs.

The short intermediate sum consists of seven hexadecimal digits and possible carry. The low-order digit is a guard digit obtained from the fraction which is shifted right. Only one guard digit participates in the fraction addition. The guard digit is zero if no shift occurs. The long intermediate sum consists of 17 hexadecimal digits and a possible carry. No guard digit is retained.

After the addition, the intermediate sum is left-shifted as necessary to form a normalized fraction. Vacated low-order digit positions are filled with zeros and the characteristic is reduced by the amount of shift.

If normalization causes the characteristic to underflow, characteristic and fraction are made zero, an exponent-underflow exception occurs, and a program interruption takes place. No normalization occurs, the intermediate sum characteristic remains unchanged. When the intermediate sum is zero and the significance mask bit is zero, the program

interrupts. When the intermediate sum is zero and the significance mask bit is one, a significant-zero exception raises, and a program interruption takes place. No normalization occurs, the intermediate sum characteristic remains unchanged. When the intermediate sum is zero and the significance mask bit is zero, the program

Interception for the significand exception does not occur; rather, the characteristic is made zero, yielding a true zero result. Exponent underflow does not occur for a zero fraction.

The sign of the sum is derived by the rules of algebra. The sign of a sum with zero result fraction is always positive.

Resulting Condition Code:

- 0 Result fraction is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Result exponent overflows

Program Interruptions:

Operation (if floating-point feature is not installed)

Addressing (AR and AP only)

Specification

Significance

Exponent overflow

Exponent underflow

Programming Note:

Interchanging the two operands in a floating-point addition does not affect the value of the sum.

Add Unnormalized

AUR RR (Short Operands)

3E	?	R ₂
7C	0.12	?

AU RX (Short Operands)

7C	R ₁	X ₂	S ₂	R ₂
7C	0.12	0.12	1.00	?

AWR RR (Long Operands)

2E	?	R ₂
7C	0.12	?

AWR RX (Long Operands)

6E	R ₁	X ₂	S ₂	R ₂
6E	0.12	0.12	1.00	?

The second operand is added to the first operand, and the unnormalized sum is placed in the first operand location.

In short-precision, the low-order halves of the floating-point registers are ignored and remain unchanged.

After the addition, the intermediate sum is truncated to the proper fraction length.

When the resulting fraction is zero and the significance mask bit is one, a significand exception exists and a program interruption takes place. When the resulting fraction is zero and the significance mask bit is zero, the program interruption for the significand exception does not occur; rather, the characteristic is made zero, yielding a true zero result.

Leading zeros in the result are not eliminated by normalization, and an exponent underflow cannot occur.

The sign of the sum is derived by the rules of algebra. The sign of a sum with zero result fraction is always positive.

Resulting Condition Code:

- 0 Result fraction is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Result exponent overflows

Program Interruptions:

Operation (if floating-point feature is not installed)

Addressing (AU and AP only)

Specification

Significance

Exponent overflow

Subtract Normalized

SDR RR (Short Operands)

3E	?	R ₂
7C	0.12	?

SDR RX (Short Operands)

7C	R ₁	X ₂	S ₂	R ₂
7C	0.12	0.12	1.00	?

SDR RR (Long Operands)

2E	F ₁	R ₂
7C	0.12	?

SDR RX (Long Operands)

6E	R ₁	X ₂	S ₂	R ₂
6E	0.12	0.12	1.00	?

The second operand is subtracted from the first operand, and the normalized difference is placed in the first operand location.

In short-precision, the low-order halves of the floating-point registers are ignored and remain unchanged.

The subtract subroutine is similar to ADD NORMALIZE, except that the sign of the second operand is inverted before addition.

The sign of the difference is derived by the rules of algebra. The sign of a difference with zero result fraction is always positive.

Resulting Condition Code:

- 0 Result fraction is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Result exponent overflows

Previous Interruptions:

- Operation (if floating-point feature is not installed)
- Addressing (SW and AR only)
- Specification
- Significance
- Exponent overflow
- Exponent underflow

Subtract Unnormalized

SWR RR (Short Operands)

EF	R ₁	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111

SW RR (Short Operands)

EF	R ₁	X ₂	B ₂	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111

SWR RR (Long Operands)

EF	R ₁	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111

SW RR (Long Operands)

EF	R ₁	X ₂	B ₂	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111

The second operand is subtracted from the first operand, and the unnormalized difference is placed in the first operand location.

In short-precision, the low-order halves of the floating-point register are ignored and remain unchanged.

The subtract operation is similar to ADD NORMALIZE, except for the inversion of the sign of the second operand before addition.

The sign of the difference is derived by the rules of algebra. The sign of a difference with zero result fraction is always positive.

Resulting Condition Code:

- 0 Result fraction is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Result exponent overflows

Program Interruptions:

- Operation (if floating-point feature is not installed)
- Addressing (SW and AR only)
- Specification
- Significance
- Exponent overflow

Compare

CIR RR (Short Operands)

EF	R ₁	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111

CF RX (Short Operands)

EF	R ₁	X ₂	B ₂	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111

CIR RR (Long Operands)

EF	R ₁	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111

CD RX (Long Operands)

EF	R ₁	X ₂	B ₂	R ₂
0	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111

The first operand is compared with the second operand, and the condition code indicates the result.

In short-precision, the low-order halves of the floating-point registers are ignored.

Comparison is algebraic, taking into account the sign, fraction, and exponent of each number. An exponential equality is not decisive for unequal determination since the fractions may have different numbers of leading zeros. An equality is established by following the rules for unnormalized floating-point subtraction. When the intermediate sum, including a possible

guard digit, is zero, the operands are equal. Neither operand is changed as a result of the operation.

Exponent overflow, exponent underflow, or lost sign significance cannot occur.

Resulting Condition Codes:

- 0 Operands are equal
- 1 First operand is low
- 2 First operand is high
- 3

Program Interruption:

Operation (if floating-point feature is not installed)

Addressing (as and as only)

Significance

Programming Note:

Numbers with zero fraction compare equal even when they differ in sign or characteristics.

Divide

MAR RR (Short Operands)

24	F_1	E_2
0	7.0	-12

MAR RR (Long Operands)

24	F_1	E_2
0	7.0	-12

The second operand is divided by two, and the quotient is placed in the first operand location.

In short-word size, the low-order half of the result register remains unchanged.

The operation shifts the fraction right one bit; the sign and characteristic are not changed. No normalization or test for zero fraction takes place.

Condition Codes: The code remains unchanged.

Program Interruption:

Operation (if floating-point feature is not installed)

Specification

Programming Note:

The divide operation differs from a divide operation with the number two as divisor in the absence of normalization and postnormalization and in the absence of zero fractions too.

Multiply

MAR RR (Short Operands)

24	F_1	E_2
0	7.0	-12

MAR RR (Short Operands)

24	F	X_2	E_2	E_2
0	7.0	-12	16	12

MAR RR (Long Operands)

24	F_1	E_2
0	7.0	-12

MAR RR (Long Operands)

24	F_1	X_2	E_2	E_2
0	7.0	-12	16	12

The normalized product of multiplier (the second operand) and multiplicand (the first operand) replaces the multiplicand.

The multiplication of two floating-point numbers consists of a characteristic addition and a fraction multiplication. The sum of the characteristics less 64 is used as the characteristic of an intermediate product. The sign of the product is determined by the rules of algebra.

The product fraction is normalized by prenormalizing the operands and postnormalizing the intermediate product, if necessary. The intermediate product characteristic is reduced by the number of left-shifts. For long operands, the intermediate product fraction is truncated before the left-shifting, if any. For short operands (six digit fractions), the product fraction has the full 14 digits of the long format and the two low-order fraction digits are accordingly always zero.

Exponent overflow occurs if the final product characteristic exceeds 127. The operation is terminated, and a program interruption occurs. The overflow exception does not occur for an intermediate product characteristic exceeding 127 when the final characteristic is brought within range because of normalization.

Exponent underflow occurs if the final product charac-

characteristic is less than zero. The characteristic and fraction are made zero, and a program interruption occurs if the corresponding mask bit is one. Underflow is not signaled when an operand's characteristics become less than zero during prenormalization and the exponent characteristic and fraction value are used in the multiplication.

When all 15 result-fraction digits are zero, the product sign and characteristic are made zero, yielding a true zero result without exponent underflow and exponent overflow causing a program interrupt. The program interruption for lost significance is never taken for multiplication.

Condition Code: The code remains unchanged.

Program Interruptions:

Operation: (if floating-point feature is not installed)

Addressing: (DP and MP only)

Specification:

Exponent overflow:

Exponent underflow:

Programming Notes:

Interchanging the two operands in a floating-point multiplication does not affect the value of the product.

Divide

D8E RX (Short Operands):

00	R_1	R_2	
1	x_1	x_2	

D8E RX (Short Operands):

70	R_1	R_2	R_3	R_4	
1	x_1	x_2	x_3	x_4	

D8R RX (Long Operands):

30	R_1	R_2	
1	x_1	x_2	

D8R RX (Long Operands):

60	R_1	R_2	R_3	R_4	
1	x_1	x_2	x_3	x_4	

The dividend (the first operand) is divided by the divisor (the second operand) and replaced by the quotient. No remainder is preserved.

In short precision, the low-order halves of the floating-point register are ignored and remain unchanged.

A floating-point division consists of a characteristic subtraction and a fraction division. The difference between the dividend and divisor characteristics plus 64 is used as an intermediate quotient characteristic. The sign of the quotient is determined by the rules of algebra.

The quotient fraction is normalized by prenormalizing the operands. Postnormalizing the extremes into quotient is never necessary, but a right-shift may be called for. The intermediate-quotient characteristic is adjusted for the shifts. All dividend fraction digits participate in forming the quotient, even if the normalized dividend fraction is larger than the normalized divisor fraction. The quotient fraction is truncated to the desired number of digits.

A program interruption for exponent overflow occurs when the final quotient characteristic exceeds 127. The operation is terminated.

A program interruption for exponent underflow occurs if the final quotient characteristic is less than zero. The characteristic, sign, and fraction are made zero, and the interruption occurs if the corresponding mask bit is one. Underflow is not signaled for the intermediate quotient or for the operand characteristics during prenormalization.

When division by a divisor with zero fraction is attempted, the operation is suppressed. The dividend remains unchanged, and a program interruption for floating-point divide occurs. When the dividend fraction is zero, the quotient fraction will be zero. The quotient sign and characteristic are made zero, yielding a true zero result without taking the program interruption for exponent underflow and exponent overflow. The program interruption for significance is never taken for division.

Condition Code: The code remains unchanged.

Program Interruptions:

Operation: (if floating-point feature is not installed)

Addressing: (DP and MP only)

Specification:

Exponent overflow:

Exponent underflow:

Floating-point divide:

Store

STD RX (Short Operands)

70	X_1	X_2	E_2	D_2	
110	111	0110	0110	1010	

STD RX (Long Operands)

60	R_1	X_2	E_2	D_2	
110	111	0110	0110	1010	

The first operand is stored at the second operand location.

In short-precision, the low-order half of the first operand key slot is ignored. The first operand name is unchanged.

Condition Code: The code remains unchanged.

Program Interruptions

Operation: (if floating-point feature is not installed)

Addressing:

Program:

Specification:

Addressing: An address designates a location outside the available storage for the installed system. The operation is terminated. The result data and the condition code, if affected, are unpredictable and should not be used for further computation.

Specifying: A short operand is not located on a 32-bit boundary or a long operand is not located on a 64-bit boundary; or a floating-point register address other than 0, 5, 4, or 3 is specified. The instruction is suppressed. Therefore, the condition code and data in registers and storage remain unchanged. The address restrictions do not apply to the components from which an address is generated. — the content of the D₂ field and the contents of the registers specified by X₂ and E₂.

Exponent Overflow: The result exponent of an addition, subtraction, multiplication, or division overflows, and the result fraction is not zero. The operation is terminated; the result data are unpredictable and should not be used for further computation. The condition code is set to 3 for addition and subtraction and remains unchanged for multiplication and division.

Exponent Underflow: The result of an addition, subtraction, multiplication, or division underflows, and the result fraction is not zero. A program interruption occurs if the exponent underflow mask bit is one. The operation is completed by replacing the result with a true zero. The condition code is set to 0 for addition and subtraction and remains unchanged for multiplication and division. The state of the mask bit does not affect the result.

Significance: The result fraction of an addition or subtraction is zero. A program interruption occurs if the significance mask bit is one. The mask bit affects also the result of the operation. When the significance mask bit is a zero, the operation is completed by replacing the result with a true zero. When the significance mask bit is one, the operation is completed without further change to the characteristic of the result. In either case, the condition code is set to 0.

Floating Point Divide: Division by a number with zero fraction is attempted. The division is suppressed; therefore, the condition code and data in registers and storage remain unchanged.

Floating-Point Arithmetic Exceptions

Exceptional instructions, data, or events cause a program interruption. When the interruption occurs, the current RSW is stored as an old RSW, and a new RSW is obtained. The interruption code in the new RSW identifies the cause of the interruption. The following exceptions cause a program interruption in floating-point arithmetic.

Division: The Floating Point Feature is not installed, and an attempt is made to execute a floating-point instruction. The instruction is suppressed. The condition code and data in registers and storage remain unchanged.

Protection: The storage key of a result location does not match the protection key in the RSW. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Logical Operations

A set of instructions is provided for the logical manipulation of data. Generally, the operands are treated as eight-bit bytes. In a few cases the best or right four bits of a byte are treated separately; operands are shifted a bit at a time. The operands are either in storage or in the general register. Some operands are introduced from the instruction stream.

Processing of data in storage proceeds left to right through fields which may start at any byte position. In the general registers, the processing, as a rule, involves the entire register contents.

Except for the editing instructions, data are not treated as numbers. Editing provides a transformation from packed decimal digits to alphanumeric characters.

The set of logical operations includes moving, comparing, bit connecting, bit testing, translating, editing, and shift operations. All logical operations other than editing are part of the standard instruction set. Editing instructions are part of the optional feature.

The condition code is set as a result of all logical comparing, connecting, testing, and editing operations.

Data Format

Data reside in general registers or in storage or are introduced from the instruction stream. The data size may be a single or double word, a single character, or variable in length. When two operands participate they have equal length, except in the editing instructions.

Fixed-Length Logical Information

Legend	Data
--------	------

Data in general registers normally occupy all 32 bits. Bits are treated uniformly, and no distinction is made between sign and numeric bits. In a few operations, only the low-order eight bits of a register participate, leaving the remaining 24 bits unchanged. In some shift operations, 64 bits of an even/odd pair of registers participate.

The word address introduces a 26-bit address for a general register. The high-order eight bits of the register are made zero.

In storage-to-register operations, the storage data occupy either a word of 32 bits or a byte of eight bits. The word must be located on word boundaries, that is, its address must have the two low-order bits zero.

Variable-Length Logical Information

Character	Character	Character
0	1	2

In storage-to-storage operations, data have a variable field-length format, starting at any byte address and continuing for up to a total of 256 bytes. Processing is left to right.

Operations introducing data from the instruction stream into storage, as immediate data, are restricted to an eight-bit byte. Only one byte is introduced from the instruction stream, and only one byte in storage participates.

Use of general register 1 is implied to translate another and vice versa. A 24-bit address may be placed in this register during these operations. The translation operation also implies general register 2. The low-order eight bits of register 2 may be replaced by a function byte during a translate-and-test operation.

Editing requires a packed decimal field and generates packed decimal digits. The digits, signs, and zones are recognized and generated as for decimal arithmetic. Otherwise, no internal data structure is required, and all bit configurations are considered valid.

The translating operations use a list of arbitrary values. A list provides a relation between an argument (the quantity used to reference the list) and the function (the content of the location related to the argument). The purpose of the translation may be to convert data from one code to another code or to perform a control function.

A list is specified by an initial address — the address designating the leftmost byte location of the list. The byte from the operand to be translated is the argument. The initial address used to address the list is obtained by adding the argument to the low-order po-

sitions of the initial word(s). As a consequence, the last word's 256 eight-bit function bytes. In cases where it is known that not all eight-bit argument values will occur, it may be possible to reduce the size of the list.

In a storage-to-storage operation, the operand fields may be defined in such a way that they overlap. The effect of this overlap depends upon the operation. When the operands remain unchanged, as in `MOVE`, `TRANSLATE`, and `TEST`, overlapping does not affect the execution of the operation. In the case of `MOVE`, `STORE`, and `LOAD`, one operand is replaced by new data, and the execution of the operation may be affected by the amount of overlap and the sequence in which data are fetched or stored. For purposes of calculating the effect of overlapped operands, consider that data are handled one eight-bit byte at a time. All overlapping fields are considered valid but, in editing, overlapping fields give unpredictable results.

Condition Code

The results of most logical operations are used to set the condition code in the PCW. The `MOVE ADDRESS`, `MOVE CHARACTERS`, `MOVE CHARACTERS`, `TRANSLATE`, and the moving and shift operations leave this code unchanged. The condition code can be used for decision-making by subsequent branch-on-condition instructions.

The condition code can be set to reflect five types of results for logical operations: For example, `LOGICAL`, the states 0, 1, or 2 indicate that the first operand is equal, less, or high.

For the logical comparatives, the states 0 or 1 indicate a zero or nonzero result field.

For `TEST`, `MOVE TEST`, the states 0, 1, or 2 indicate that the selected bits are all-zero, mixed-zero, and one, or all-one.

The `TRANSLATE` and `TEST`, the states 0, 1, or 2 indicate an all-zero function byte, a nonzero function byte with the operand incompletely specified, or a last function byte nonzero.

For editing, the states 0, 1, or 2 indicate a zero, less than zero, or greater than zero content of the last result field.


Condition codes returned from logical operations

	0	1	2	3
And	zero	not zero	-	-
Compare Logical	equal	less	high	-
Edit	zero	< zero	> zero	-
Edit and Mask	zero	< zero	> zero	-
Exclusive Or	zero	not zero	-	-
Or	zero	not zero	-	-
Test Under Mask	zero	mixed	-	nonzero
Translate and Test	zero	incompletely specified	-	-


Instruction Format

Logical instructions use the following five formats:


RR Format




RS Format




RS Format



SI Format



SS Format



In the `RC`, `RS`, and `SS` formats, the content of the register specified by R₁ is called the first operand.

In the `SI` and `SS` formats, the content of the general register specified by R₁ is added to the content of the D₁ field to form an address. This address designates the leftmost byte of the first operand field. The number of bytes to the right of this first byte is specified by the I₁ field in the `SS` format. In the `SI` format the operand size is one byte.

In the `RC` format, the I₁ field specifies the register containing the second operand. The same register may be specified for the first and second operand.

In the `RC` format, the contents of the general registers specified by the X₂ and R₂ fields are added to the content of the D₂ field to form the address of the second operand.

In the `RC` format, used for shift operations, the content of the general register specified by the R₂ field is added to the content of the D₂ field. This sum is not used as an address but specifies the number of bits of the shift. The R₂ field is ignored in the shift operations.

In the **st** format, the second operand is the eight bit immediate data field, I_2 , of the instruction.

In the **as** format, the content of the general register specified by R_2 is added to the content of the D_1 field to form the address of the second operand. The second operand field has the same length as the first operand field.

A zero in any of the X_1 , F_1 , or B_1 fields indicates the absence of the corresponding address or shift amount component. An instruction can specify the same general register both for address modification and for operand location. Address modification is always completed prior to operation execution.

Results replace the first operand, except for store instructions, where the result replaces the second operand. A variable-length result is never stored outside the field specified by the address and length.

The contents of all general registers and storage locations participating in the addressing or execution of an operation generally remain unchanged. Exceptions are the result location, general registers 1 to 200 and above, and general registers 1 and 2 in TRANSLATE and FMT.

Instructions

The logical instructions, their mnemonics, formats, and operation codes follow. The table also indicates the feature to which the instruction belongs, when the condition code is set, and the exceptions that cause a program interruption.

Feature	Mnemonic	Operands	Notes	OpCode	Condition	Exceptions	Code
Move	LVI	SI		92			
Move	MVC	SS		E2			
Move Numerics	MVN	SS		E4			
Move Zones	MVE	SS		E6			
Compare Largest	CLR	RH	C	1a			
Compare Largest	CL	RX	C	A, B			
Compare Largest	CLI	SI	C	A			
Compare Logical	CLC	SS	X, C	A			
AND	RR	R	C	14			
AND	R	RX	C	A, S			
AND	R1	SE	C	1A			
AND	NC	SS	C	P, A			
OR	OR	RR	C	15			
OR	O	RX	C	A, S			
OR	O1	SI	C	P, A			
OR	OC	SS	C	P, A			
Exclusive OR	XR	RH	C	17			
Exclusive OR	X	RX	C	A, S			
Exclusive OR	XI	SI	C	P, A			
Exclusive OR	XC	SS	C	P, A			
Test Under Mask	TM	SI	C	A			
Test Set Counter	TC	RX		A			
Store Counter	STC	RX		P, A			
Load Address	LA	RX		4L			
Translators	TR	S	P, A	6C			
Translate and Test	TDT	SS	C	A			
Test	TD	SS, T/C	P, A, D	10K			
Byte and Mask	EDME	SS, T/C	P, A, D	10P			

NAME	OPERANDS	CODE	EXCEPTIONS	CODE
SHL - Left Single				
Logical	SLI	1B		8J
SHL - Right Single				
Logical	SRI	1D		8E
SHL - Left Double				
Logical	SLDI	1B, X	S	8D
SHL - Right Double				
Logical	SRDI	1B, X	S	8G

Notes

- A = Addressing exception
- C = Condition code is set
- D = Data exception
- E = Processor exception
- S = Supervisor exception
- T = Translation failure

Programming Note

The fixed-point loading and storing instructions also may be used for logical operations.

Move

MVI 54

22	1	2	3	4	D ₁	4
23	24	25	26	27	28	29

MVC 55

22	1	L	2	3	D ₁	D ₂	3	4
23	24	25	26	27	28	29	30	47

The second operand is placed to the first operand location.

The **as** format is used for a storage-to-storage move. The **as** format introduces one 8-bit byte from the instruction stream.

In storage-to-storage movement, the bytes may overlap in any desired way. Movement is left to right through each field a byte at a time.

The bytes to be moved are not changed or inspected.

Condition Code = The code remains unchanged.

Program Interruptions:

Protection


Addressing

Programming Note

It is possible to propagate one character through an **as** field by having the first operand field start one character to the right of the second operand field.

Move Numeric

MVN SS



The low-order four bits of each byte in the second operand field, the numerics, are placed in the low-order bit positions of the corresponding bytes in the first operand fields.

The instruction is storage to storage. Movement is left to right through each field one byte at a time, and the fields may overlap in any desired way.

The numerics are not changed or checked for validity. The high-order four bits of each byte, the zones, remain unchanged in both operand fields.

Condition Code: The code remains unchanged.


Program Interruptions:

Protection

Addressing

Move Zones

MVZ SS



The high-order four bits of each byte in the second operand field, the zones, are placed in the high-order four bit positions of the corresponding bytes in the first operand field.

The instruction is storage to storage. Movement is left to right through each field one byte at a time, and the fields may overlap in any desired way.

The zones are not changed or checked for validity. The low-order four bits of each byte, the numerics, remain unchanged in both operand fields.

Condition Code: The code remains unchanged.


Program Interruptions:

Addressing


Protective

Compare Logical


CMP RR




CL RX



CD RI



CIC RS



The first operand is compared with the second operand, and the result is indicated in the condition code.

The instructions allow comparisons that are register to register, storage to register, instruction to storage, and storage to storage.

Comparison is binary, and all codes are valid. The operation proceeds left to right and terminates as soon as an inequality is found.

Precoding Condition Code:

0 Operands are equal

1 First operand is low

2 First operand is high

3 —

Program Interruptions:

Addressing (R1, R2, C only)

Specification (C, only)

Programming Note

The **CONTAINS LOOCAL** is unique in treating all bits alike as part of an unsigned binary quantity. In variable length operations, comparison is left to right and may extend to field lengths of 230 bytes. The operation may be used for alphanumeric comparisons.

AND

NR RR

14	R_1	R_2
29	0111	00

N RX

34	R_1	R_2	R_3	D_2
29	0111	0110	1011	1000

NR R

34	I_2	D_1	D_1
29	0111	1000	1000

NR SS

34	1	R_1	R_2	D_1	D_2
29	0111	0110	0110	1022	0000

The logical product (AND) of the bits of the first and second operand is placed in the first operand location.

Operands are treated as unstructured logical quantities, and the connecting AND is applied bit by bit. All operands and results are valid.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result not zero
- 2 -
- 3 -

Program Interruptions:

- Protection (NL, NO only)
- Addressing (R, NR, NC only)
- Specification (X only)

Programming Note:

The AND may be used to set a bit to zero.

OR

OR RR

16	R_1	R_2
29	0111	00

Q RS

26	R_1	R_2	R_3	D_3
29	0111	0110	0110	1000

OR R

26	I_2	I_1	D_1
29	0111	0110	1000

OR SS

26	1	R_1	R_2	D_1	D_2
29	0111	0110	0110	1022	0000

The logical sum (OR) of the bits of the first and second operand is placed in the first operand location.

Operands are treated as unstructured logical quantities, and the connecting OR is applied bit by bit. All operands and results are valid.

Resulting Condition Codes:

- 0 Result is zero
- 1 Result not zero
- 2 -
- 3 -

Program Interruptions:

- Protection (NL, NO only)
- Addressing (R, NR, NC only)
- Specification (X only)

Programming Note:

The OR may be used to set a bit to one.

Load Address

LA AX

1	41	R ₁	X ₂	R ₂	D ₂	0
0	xx	1111	1111	xx	xx	0

The address of the second operand is inserted in the low-order 21 bits of the general register specified by R₁. The remaining bits of the general register are made zero. No storage references for operands take place.

The address specified by the X₂, R₂, and D₂ fields is treated in bits 5-31 of the general register specified by R₁. Bits 0-7 are set to zero. The address is not inspected for availability, protection, or resolution.

The address computation follows the rules for address arithmetic. Any entries beyond the 24th bit are ignored.

Condition Code: The code remains unchanged.

Program Interruptions: None

Programming Note

The same general register may be specified by the R₁, X₂, and D₂ instruction fields, except that general register D can be specified only by the D₂ field. In this manner, it's possible to increment the low-order 24 bits of a general register, other than D, by the contents of the D₂ field of the instruction. The register to be incremented should be specified by D₂ and by either X₂ (with R₂ set to zero) or D₂ (with X₂ set to zero).

Translate

TR SS

DC	L	R ₁	D ₁	R ₂	D ₂	0
xx	xx	1111	1111	xx	xx	0

The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte selected from the list replaces the corresponding argument in the first operand.

The bytes of the first operand are selected one by one for translation, proceeding left to right. Each argument byte is added to the entire initial address, the second operand address, in the low-order bit positions. The sum is used as the address of the function byte which then replaces the original argument byte.

All data are valid. The operation proceeds until the last operand field is exhausted. The list is not altered unless an overlap occurs.

Condition Code: The code remains unchanged.

Program Interruptions:

Protection
Addressing

Translate and Test

TST SS

DD	L	R ₁	D ₁	R ₂	D ₂	0
xx	xx	1111	1111	xx	xx	0

The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte thus selected from the list is used to determine the continuation of the operation. When the function byte is a zero, the operation proceeds by fetching and translating the next argument byte. When the function byte is nonzero, the operation is completed by inserting the related argument address in general register 1, and by inserting the function byte in general register 2.

The bytes of the first operand are selected one by one for translation, proceeding from left to right. The first operand remains unchanged in storage. Fetching of the function byte from the list is performed as in TRANSLATE. The function byte retrieved from the list is inspected for the all-zero combination.

When the function byte is zero, the operation proceeds with the next operand byte. When the first operand field is exhausted before a nonzero function byte is encountered, the operation is completed by setting the condition code to 0. The contents of general registers 1 and 2 remain unchanged.

When the function byte is nonzero, the related argument address is inserted in the low-order 24 bits of general register 1. This address points to the argument list translated. The high-order eight bits of register 1 remain unchanged. The function byte is inserted in the low-order eight bits of general register 2. Bits 0-25 of register 2 remain unchanged. The condition code is set to 1 when the one or more argument bytes have not been translated. The condition code is set to 2 if the last function byte is nonzero.

Clearing the Condition Code

- 1 All function bytes are zero
- 1 Nonzero function byte before the first operand field is exhausted
- 2 Last function byte is nonzero
- 3 -

Program Interruptions:

Addressing

Programming Note

The TRANSLATE and TEST is useful for scanning an input stream and locating delimiters. The stream can thus be rapidly broken into statements or data fields for further processing.

Edit

ED SS

DF	I	B ₁	S D ₁	B ₂	S	D ₂
1	73	1010	1001	1101	1010	0111

The format of the source (the second operand) is changed from packed to zoned and is edited under control of the pattern (the first operand). The edited result replaces the pattern.

Editing includes sign and punctuation control and the suppressing and protecting of leading zeros. It also facilitates programmed blanking of all zero fields. Several numbers may be edited in one operation, and numeric information may be combined with text.

The length field applies to the pattern (the first operand). The pattern has the unpacked format and may contain any character. The source (the second operand) has the packed format and must contain valid decimal digit and sign codes. The left four bits of a byte must be 0000-1001; the codes 1010-1111 are recognized as a data exception and cause a program interruption. The right four bits are recognized as either a sign or a digit.

Both operands are processed left to right; one digit refer at a time. Overlapping pattern and source fields give unpredictable results.

The character to be stored in the last operand field is determined by three things: the digit obtained from the source field, the pattern character, and the state of a trigger, called the S trigger. One of three actions may be taken:

1. The source digit is expanded to zoned format and is stored.
2. The pattern character is left unchanged.
3. A fill character is stored.

S Trigger: The S trigger is used to control the adding or replacing of source digits and pattern characters. Source digits are replaced when zero suppression or protection is desired. Digits to be stored in the result, whether zero or not, are termed significant. Pattern characters are replaced or stored when they are

significance-dependent (such as punctuation) or sign-dependent (such as zero, sign digits). The S trigger also is used to record the sign of the source number and set the condition code accordingly.

The S trigger is set to the zero state at the start of the operation and is subsequently changed depending upon the source number and the pattern characters.

Pattern Character: Three pattern characters have a special use in editing. They are the digit-select character, the significance-start character, and the field separation character. These three characters are replaced, either by a source digit or by a fill character; their encoding is shown in the next table.

1. The digit-select character causes either a source digit or the fill character to be inserted in the result field.

2. The significance-start character has the same function but also indicates, by setting the S trigger, that the following digits are significant.

3. The field-separator character identifies individual fields in a multiple-field editing operation. The character is replaced by the fill character. The S trigger is set to zero, and testing for a zero field is then reinitiated.

4. All other pattern characters are treated in a common way: If the S trigger is one, the pattern character is left unchanged; if the S trigger is zero, the pattern character is replaced by the fill character.

If the pattern character is either a digit-select or a significance-start character, the source digit is examined. The source digit replaces the pattern character if the S trigger is one or if the source digit is nonzero. If the nonzero digit is inserted when the S trigger is zero, the S trigger is set to one to indicate that the subsequent digits are significant. If the S trigger and the source digit are both zero, the fill character is substituted for the pattern character.

Source Digit: When the source digit is stored in the result, its code is expanded from the packed to the zoned format by attaching a zone. When bit 15 is zero, the preferred zone code 0111 is generated. When bit 15 is one, the preferred zone code 0101 is generated.

The source digits are examined only once during an editing operation. They are selected eight bits at a time from the second operand field. The leftmost four bits are examined first, and the rightmost four bits remain available for the next pattern character which calls for a digit examination. However, the rightmost

four bits are inspected for a sign code immediately after the leftmost four bits are examined.

Any of the plus-sign codes 1010, 1100, 1110, or 1111 will set the S trigger to zero after the digit is inspected, whereas the minus-sign codes 1011 and 1101 will leave the S trigger unchanged. When one of these sign codes is encountered in the four rightmost bits, these bits no longer are tested as a digit, and a new character is fetched from storage for the next digit to be examined.

A plus sign sets the S trigger to zero even if the higher was set to one for a nonzero digit in the same source byte or by a significance-share character for that digit.

FFL Character: The FFL character is obtained from the pattern as part of the editing operation. The first character of the pattern is used as a fill character and is left unchanged in the result field, except when it is the digit-select or significance-share character. In the latter cases a digit is examined and, when nonzero, inserted.

Result Condition: To facilitate the blinking of all zero fields, the condition code is used to indicate the sign and zero status of the last field edited. All digits examined are tested for the code 0000. The presence or absence of an all-zero source field is recorded in the condition code at the termination of the editing operation.

1. The condition code is made 0 for a zero source field, regardless of the state of the S trigger.

2. For a nonzero source field and an S trigger of one, the code is made 1 to indicate less than zero.

3. For a nonzero source field and an S trigger of zero, the code is made 2 to indicate greater than zero.

The condition-code setting pertains to fields as specified by the field-separating characters, regardless of the number of signs encountered.

For the multiple-field editing operations the condition-code setting reflects only the field following the last field-separating character. When the last character of the pattern is a field-separating character, the condition code is made 3.

The following table gives the details of the edit operation. The leftmost column is given the pattern character and its code. The next columns show the states of the digit and the S trigger used to determine the resulting action. The rightmost column shows the new setting of the S trigger.

Source Character Code	Digit AND Pattern Code	DSAM	TBCS	DIGIT	STATUS	Action	Final State
4010 0000	digit-select	yes	s=1			4000	
			s=0	j ≠ 0	jgl	fill	
			s=0	j=0	jl		
41 .. 0001	significance share	yes	s=1			4000	s=1
			s=0	j ≠ 0	jgl	fill	s=1
41 .. 0010	field separater	no				40	s=0
other	maxence reaction	no	s=1			logic	
			s=0			fill	

Source

d Source digit
 s S trigger (1 minus sign, digits, or jgl) or zero; 0=plus sign, all used
 digit A source digit replaces the current character
 FFL The fill character replaces the current character
 leave The pattern character cannot be unlogged

Resulting Condition Code:

- 0 Result field is zero
- 1 Result field is less than zero
- 2 Result field is greater than zero
- 3 --

Program Interruptions:

Operation (if decimal feature is not installed)
 Protection
 Addressing
 Data

Programming Note

As a rule the source operand is shorter than the pattern since it yields two digits or a digit and a sign for each source number.

When a single instruction is used to edit several numbers, the word-field identification is provided only for the last field.

Edit and Merge

EDMK 55

DF	L	D ₁	D ₂	D ₃	D ₄
0000	0000	0000	0000	0000	0000

The frame of the source (the second operand) is changed from packed to record and is edited under control of the pattern (the first operand). The address of each first significant result digit is recorded in general register L. The edited result replaces the pattern.

The operation is identical to `SHL`, except for the additional function of inserting a byte address in general register 1. The use of general register 1 is implied. The byte address is inserted in bits 5-81 of this register. The byte address is inserted each time the S register is in the zero state and a nonzero digit is inserted in the `RS` field. The address is not inserted when significance is forced by the significance-start character of the pattern. Bits 0-7 are not changed.

Resulting Condition Codes:

- 0 Result field is zero
- 1 Result field is less than zero
- 2 Result field is greater than zero
- 3 --

Program Interruptions:

Operation (if decimal feature is not installed):

 Instruction
 Addressing
 Data

Programming Notes:

The `SHR` instruction facilitates the programming of floating currency-symbol insertion. The character address inserted in register 1 is one more than the address where a floating currency-sign would be inserted. The `R1` register, with zero in the `R1` field, may be used to reduce the inserted address by one.

The character address is not stored when significance is forced. Therefore, the address of the character following the significance-start character should be placed in ring slot 1 prior to `SHR` usage.

When a single instruction is used to edit several numbers, the address of the first significant digit of each number is inserted in general register 1. Only the last address will be available after the instruction is completed.

Shift Left Single:

`SLI R5`

89	R1		b2		E2	21
*	xx	xx	xx	xx	xx	xx

The first operand is shifted left the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 32 bits of the general register specified by `R1` participate in the shift. High-order bits are shifted out

without `C` specification and are lost. Zeros are supplied to the vacated low-order register positions.

Condition Code: The code remains unchanged.

Program Interruptions: None

Shift Right Single:

`SRI R5`

89	R1		b2		E2	21
*	xx	xx	xx	xx	xx	xx

The first operand is shifted right the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 32 bits of the general register specified by `R1` participate in the shift. Low-order bits are shifted out without `C` specification and are lost. Zeros are supplied to the vacated high-order register positions.

Condition Code: The code remains unchanged.

Program Interruptions: None

Shift Left Double:

`SLD R5`

89	R1		b2		E2	21
*	xx	xx	xx	xx	xx	xx

The double-length first operand is shifted left the number of bits specified by the second operand address.

The `R1` field of the instruction specifies an even-odd pair of registers and must contain an even register address. An odd value for `R1` is a specification exception and causes a program interruption. The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 64 bits of the even-odd register pair specified by `R1` participate in the shift. High-order bits are shifted out of the even-numbered register without `C` specification and are lost. Zeros are supplied to the vacated low-order position of the odd-numbered registers.


Condition Code: The code remains unchanged.

Program Interruptions:

Specification

Shift Right Double

SRD₁ R5



The double-length first operand is shifted right the number of bits specified by the second operand address.

The R₂ field of the instruction specifies an even/odd pair of registers and must contain an even register address. An odd value for R₂ is a specification exception and causes a program interruption. The second operand address is not used to address code; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 64 bits of the even/odd register pair specified by R₂ participate in the shift. Low-order bits are shifted out of the addressed register without interruption and are lost. Zeros are applied to the vacated high-order positions of the registers.

Condition Code: The code remains unchanged.

Program Interruptions:

Specification

Programming Note

The logical shifts differ from the arithmetic shifts in that the high-order bit participates in the shift and is not propagated, the condition code is not changed, and no overflow occurs.

Logical Operation Exceptions

Exceptional instructions, data, or results cause a program interruption. When the interruption occurs, the current ESW is stored as an old ESW and a new ESW

is obtained. The interrupt code in the old ESW identifies the cause of the interruption. The following conditions cause a program interruption in logical operations.

Operation: The decimal feature is not installed, and the instruction is *DEC* or *ADD M*. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Protection: The storage key of a result location in storage does not match the protection key in the ESW. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged. The only exceptions are the variable-length storage-to-storage operations, which are terminated. For terminated operations, the result data and condition code, if affected, are unpredictable and should not be used for further computation.

Addressing: An address designates a location outside the available storage for the installed system. The operation is terminated. The result data and the condition code, if affected, are unpredictable and should not be used for further computation.

Specification: A fullword operand in a storage-to-register operation is not located on a 32-bit boundary or an odd register address is specified for a pair of general registers containing a 64-bit operand. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Data: A final bit code of the second operand in *INT* or *SUM AND MASK* is invalid. The operation is terminated. The result data and the condition code are unpredictable and should not be used for further computation.

Operand addresses: are tested only when used to address storage. Addresses used as a shift amount are not tested. Similarly, the address generated by the usual *LOAD* address is not tested. The address restrictions do not apply to the components from which an address is generated — the contents of the D₁ and D₂ fields, and the contents of the registers specified by R₁, R₂, and R₃.

Instructions are performed by the central processing unit, primarily in the sequential order of their locations. A departure from this normal sequential operation may occur when branching is performed. The branching instructions provide a means for making a two-way choice, to reference a subroutine, or to repeat a segment of coding, such as a loop.

Branching is performed by introducing a branch address as a new instruction address.

The branch address may be obtained from one of the general registers or it may be the address specified by the instruction. The branch address is independent of the update instruction address.

The detailed operation of branching is determined by the condition code which is part of the program status word (PSW) or by the results in the general registers which are specified in the loop-end operation.

During a branching operation, the rightmost half of the PSW, including the updated instruction address, may be stored before the instruction address is replaced by the branch address. The stored information may be used to link the new instruction sequence with the preceding sequence.

The instruction sequence is grouped with the branching instructions. The branch address of each instruction indicates a single instruction to be inserted in the instruction sequence. The updated instruction address normally is not changed in this operation, and only the instruction located at the branch address is executed.


All branching operations are provided in the standard instruction set.

Normal Sequential Operation


Normally, operation of the CPU is controlled by instructions taken in sequence. An instruction is fetched from a location specified by the instruction-address field of the PSW. The instruction address is increased by the number of bytes of the instruction to address the next instruction in sequence. This new instruction-address value, called the updated instruction address, replaces the previous contents of the instruction-address field in the PSW. The current instruction is executed, and the same steps are repeated, using the updated instruction address to fetch the next instruction.

Instructions cover a halfword or a multiple thereof. An instruction may have up to three halfwords. The number of halfwords in an instruction is specified by the first two instruction bits. A C0 code indicates a halfword instruction, codes 01 and 10 indicate a two-halfword instruction, and code 11 indicates a three-halfword instruction.


Halfword Format



Two-Halfword Format



Three-Halfword Format



Storage wraps around from the maximum addressable storage location, byte location 18,377,415, to byte location 0. An instruction having its last halfword at the maximum storage location is followed by the instruction at address 0. Also, a multiple-halfword instruction may straddle the upper storage boundary; no special indication is given in these cases.

Conceptually, an instruction is fetched from storage after the preceding operation is completed and before execution of the current operation, even though physical storage word size and overlap of instruction execution with storage access may cause actual instruction fetching to be different.

A change in the sequential operation may be caused by branching, status-switching, interruption, or manual intervention. Sequential operation is initiated and terminated from the system control panel.

Programming Note

It is possible to modify an instruction in storage by means of the commandately preceding instructions.

Sequential Operation Exceptions

Exceptional instruction addresses or operation codes cause a program interruption. When the interruption occurs, the current RSW is stored as an old RSW, and a new RSW is obtained. The interruption code in the old RSW identifies the cause of the interruption. (In this manual, part of the description of each class of instructions is a list of the program interruptions that may occur for that instruction.) The following program interruptions may occur in normal instruction sequencing, independently of the instruction performed:

Operation: The operation code is not assigned.

Addressing: An instruction halfword is located outside the available storage for the particular installation.

Specification: The low order bit of the instruction address is one.

In each case, the operation is suppressed; therefore, the condition code and data in storage and registers remain unchanged. The instruction address stored as part of the old RSW has been updated by the number of halfwords indicated by the instruction length code in the old RSW.

Programming Notes

An unavailable instruction address may occur when normal instruction sequencing proceeds from a valid storage region into an unavailable region or following a branching or status-switching operation.

The odd instruction address can occur only following branching or status-switching operations.

When the last byte in an available storage contains an instruction that again introduces a valid instruction address, no program interruption is caused, even though the updated instruction address designates an unavailable location.

The main-storage or register address specification of an instruction with unassigned operation code may exceed an addressing or specification limit, thus when the requirements for the particular instruction class are not met.

Decision-Making

Branching may be conditional or unconditional. Unconditional branches replace the updated instruction address with the branch address. Conditional branches may use the branch address or may leave the updated instruction address unchanged. When branching takes place, the instruction is called successful; otherwise, it is called unsuccessful.

Whether a conditional branch's success depends on the result of operations concurrent with the branch or preceding the branch. The former case is represented by EXTRACT or MOVE and the branch-on-index instructions. The latter case is represented by MOVEON or MOVEONW, which inspects the condition code that reflects the result of a previous arithmetic, logical, or I/O operation.

The condition code provides a means for data-dependent decision-making. The code is inspected to qualify the execution of the conditional branch instructions. The code is set by some operations to reflect the result of the operation, independently of the previous setting of the code. The code remains unchanged for all other operations.

The condition code occupies bit positions 82 and 83 of the RSW. When the RSW is stored during status-switching, the condition code is preserved as part of the RSW. Similarly, the condition code is stored as part of the rightmost half of the RSW in a branch-and-link operation. A new condition code is obtained by a LOAD RSW or SET MODEM BASE or by the new RSW loaded as a result of an interruption.

The condition code indicates the outcome of some of the arithmetic, logical, or I/O operations. It is not changed for any branching operation except for EXTRACT. In the case of EXTRACT, the condition code is not set if it is changed by the subject instruction, as would have been the case had the subject instruction been in the normal instruction stream.

The table at the end of this section lists all instructions capable of altering the condition code and the meaning of the codes for these instructions.

Instruction Formats

Branching instructions use the following three formats:

R0 Format

Op Code	R ₁ /M ₁	R ₂
00000000	00000000	00000000

RX Format

Op Code	R ₁ /M ₁	X ₁	R ₂	D ₂	"
00000000	00000000	00000000	00000000	00000000	"

R3 Format

Op Code	R ₁	R ₂	R ₃	R ₄	D ₂	"
00000000	00000000	00000000	00000000	00000000	00000000	"

In these formats R_1 specifies the address of a general register. In BRANCH ON CONDITION a mask field (M_1) identifies the bit values of the condition code. The branch address is defined differently for the three formats.

In the R_1 format, the R_2 field specifies the address of a general register containing the branch address, except when R_2 is zero, which indicates no branching. The same register may be specified by R_3 and R_4 .

In the R_2 format, the contents of the general registers specified by the R_1 and R_2 fields are added to the content of the D_2 field to form the branch address.

In the R_3 format, the content of the general register specified by the D_2 field is added to the content of the R_2 field to form the branch address. The R_2 field in this format specifies the location of the second operand and implies the location of the third operand. The first operand is specified by the R_3 field. The third operand location is always odd. If the R_3 field specifies an even register, the third operand is obtained from the next higher addressed register. If the R_3 field specifies an odd register, the third operand location coincides with the second operand location.

A zero in the R_2 or X_2 field indicates the absence of the corresponding address component.

An instruction can specify the same general register for both address modification and operand location. The order in which the contents of the general registers are used for the different parts of an operation is:

1. Address computation.
2. Arithmetic and information storage.
3. Replacement of the instruction address by the branch address contained within step 1.

Results are placed in the general register specified by R_3 , except for the storing of the final result. The contents of all general registers and storage locations participating in the addressing of the initial part of an operation remain unchanged.

Programming Note

In several instructions, the branch address may be specified in two ways: in the R_2 format, the branch address is the address specified by X_2 , R_2 , and D_2 ; in the R_3 format, the branch address is the contents of the register specified by R_2 . Note that the relation of the two formats in branch address specification is not the same as in operand address specification. For operands, the address specified by X_2 , R_2 , and D_2 is the operand address, but the register specified by R_2 contains the operand itself.

Branching Instructions

The branching instructions and their mnemonics, formats, and operation codes follow. The table also shows which instructions are not part of the small binary instruction set and the exceptions that cause a program interruption. The interrupt instruction of LACONIC follows its own rules for interruptions. The condition code is never changed for branching instructions.

FORMAT	OPERATION CODE	OPCODE	EXCEPTIONS	DISP.
BRANCH CONDITION	BCB	RR		13
BRANCH CONDITION	BC	RR		47
BRANCH AND ADD	BAB	RR		46
BRANCH AND ADD	BA	RR		46
BRANCH ON LOC	BBLB	RR		46
BRANCH ON COUNT	BCC	RR		46
BRANCH ON INDEX	BCI	RS		46
BRANCH ON INDEX	BCI P	RS		47
BRANCH	BN	RX	A,B,C,D,E	44

EXCEPTIONS

- A Addressing register
- EX Branch exception
- S Specification exception

Branch On Condition

BCB RR

27	M_1	X_2			
26	11	010			2

BC RR

27	M_1	X_2	R_2	D_2	
26	11	01	0000	0000	2

The updated instruction address is replaced by the branch address if the state of the condition code is as specified by M_1 ; otherwise, normal instruction sequencing proceeds with the updated instruction address.

The M_1 field is used as a four-bit mask. The four bits of the mask correspond, left to right, with the four condition codes (0, 1, 2, and 3), as follows:

OPERATION CODE	CONDITIONS
0000	0000
0001	0001
0010	0010
0011	0011

The branch is successful whenever the condition code has a corresponding mask bit of one.

Condition Codes The code remains unchanged.

Program Interruption None

Programming Note

When all four mask bits are ones, the branch is unconditional. When all four mask bits are zero or when the Rg field in the register contains zero, the branch instruction is equivalent to a no-operation.

Branch and Link

BALR Rg

00	R ₁	R ₂		
11	1111	1111	1111	1111

BALI Rg

00	R ₁	X ₂	b ₂	D ₂		
11	1111	1111	0000	1111	1111	1111

The eightmost 8B bits of the raw, including the updated instruction address, are stored as link information in the general register specified by R₂. Subsequently, the instruction address is replaced by the branch address.

The branch address is determined before the link information is stored. The link information contains the instruction length code, the condition code, and the program mask bits, as well as the updated instruction address. The instruction-length code is 1 or 2, depending on the format of the branch and link.

Condition Codes: The code remains unchanged.

Program Interruptions: None.

Programming Note

The link information is stored without branching when in the six lowest the Rg field contains zero.

When branch and link is the subject instruction of exit, the instruction-length code is 2.

Branch On Count

BCTR Rg

00	R ₁	R ₂		
11	1111	1111	1111	1111

BCTI Rg

00	R ₁	X ₂	b ₂	D ₂		
11	1111	1111	0000	1111	1111	1111

The content of the general register specified by R₂ is algebraically reduced by one. When the result is zero, normal instruction sequencing proceeds with the up-

dated instruction address. When the result is non-zero, the instruction address is replaced by the branch address.

The branch address is determined prior to the counting operation. Counting does not change the condition code. The overflow occurring on transition from the maximum negative number to the maximum positive number is ignored. Otherwise, the subtraction proceeds as in fixed-point arithmetic, and all 8B bits of the general register participate in the operation.

Condition Codes: The code remains unchanged.

Program Interruptions: None.

Programming Note

Counting is performed without branching when the Rg field in the six lowest contains zero.

An initial count of zero is not a special case. It results in minus one and causes branching to be executed.

Branch On Index High

BXH Rg

00	R ₁	R ₂	b ₂	D ₂		
11	1111	1111	1111	1111	1111	1111

The second operand is added to the first operand, and the sum is compared algebraically with the third operand. Subsequently, the sum is placed in the first operand location, regardless of whether the branch is taken. When the sum is high, the instruction address is replaced by the branch address. When the sum is low or equal, instruction sequencing proceeds with the updated instruction address.

The first and the second operands are in the registers specified by R₁ and R₂. The third operand register address is odd and is either one larger than R₁ or equal to R₂. The branch address is determined prior to the addition and comparison.

Overflow caused by the addition is ignored and does not affect the comparison. Otherwise, the addition and comparison proceed as in fixed-point arithmetic. All 8B bits of the general reg store participate in the operations, and negative quantities are expressed in two's-complement notation. When the first and third operand locations coincide, the original register contents are used as third operand.

Condition Codes: The code remains unchanged.

Program Interruptions: None.

Programming Note

The name "branch on index high" indicates that one of the major purposes of this instruction is the incre-

incording and testing of an index value. The increment may be algebraic and of any magnitude.

Branch On Index Low or Equal

BNL **R3**

67	R_1	R_2	S_2	D_2	
6	72	112	1112	1122	7

The second operand is added to the first operand, and the sum is compared algebraically with the third operand. Subsequently, the sum is placed in the first operand location, regardless of whether the branch is taken. When the sum is low or equal, the instruction address is replaced by the branch address. When the sum is high, normal instruction sequencing proceeds with the updated instruction address.

The first and the second operands are in the registers specified by R_1 and R_2 . The third operand register address is odd and is either one larger than R_1 or equal to R_1 . The branch address is determined prior to the addition and comparison.

This instruction is similar to BNLS, but it uses addition, except that the branch is successful when the sum is low or equal compared to the third operand.

Condition Code: The code remains unchanged.

Program Interruption: None.

Execute

EX R0C

44	R_1	R_2	E_2	D_2	
58	010	010	1010	1010	7

The single instruction at the branch address is modified by the content of the general register specified by R_1 , and the resulting subject instruction is executed.

Bits 8-15 of the instruction designated by the branch address are replaced with bits 21-31 of the register specified by R_1 , except when register 0 is specified, which indicates that no modification takes place. The subject instruction may be 16, 32, or 48 bits in length. The coding does not change either the content of the register specified by R_1 or the instruction in storage and is effective only for the interpretation of the instruction to be executed.

The execution and exception handling of the subject instruction are exactly as if the subject instruction were obtained in normal sequential operation, except for instruction adjacency and unusual wordlength coding.

The instruction address of the PSW is increased by the length of execute . This updated address and the length code (2) in execute are stored in the PSW in the event of a branch-and-link subject instruction or in the event of an interruption.

When the subject instruction is a successful branching instruction, the updated instruction address of the PSW is replaced by the branch address of the subject instruction. When the subject instruction is from execute , an exit to exception occurs and results in a program interruption. The effective address of execute must be even; if not, a specification exception will cause a program interruption.

Non-fatal Code: The code may be set by the subject instruction.

Program Interruptions:

- Procedure
- Addressing
- Specification..

Programming Notes

The taking of eight bits from the general register with the designated instruction permits indirect length, index, mask, immediate data, and arithmetic register specification.

If the subject instruction is a successful branch, the length code of execute is set at 2.

An addressing or specification exception may be caused by execute or by the subject instruction.

Branching Exceptions

Exceptional instructions cause a program interruption. When the interruption occurs, the current PSW is stored as an old PSW, and a new PSW is obtained. The interruption code in the old PSW identifies the cause. Exceptions that cause a program interruption in branching are:

Execute: An execute instruction has as its subject instruction another execute.

Addressing: The branch address of execute designates an instruction halfway location outside the available storage for the particular installation.

Specification: The branch address of execute is odd.

The last three exceptions occur only for execute. The instruction is suppressed. Therefore, the condition code and data to registers and storage remain unchanged.

Exceptions arising for the subject instruction of execute are the same as would have arisen had the subject clause been in the normal instruction clause. However, the instruction address stored in the old

new is the address of the instruction following *branch*. Similarly, the instruction length code in the old *new* is the instruction length code (3) of *usecmt*.

The address restrictions do not apply to the components from which an address is generated—the content of the D₁ field and the content of the register specified by E₁.

Programmable Note

An unavailable or odd branch address of a successful branch is cleared during the execution of the next instruction and not as part of the branch.

(exception does not occur)

	0	1	2	3	
<i>Fused-Pair Arithmetic</i>					
Add F/F	zero	< zero	> zero	overflow	
Add Logical	zero	not zero	zero,	carry	
Compare H/F	equal	low	high	--	
Load and Test	zero	< zero	> zero	carry	available
Load Complement	zero	< zero	> zero	overflow	busy
Load Negative	zero	< zero	--	--	carry
Load Positive	zero	--	> zero	overflow	compute
Shift Left Double	zero	< zero	> zero	overflow	CSW ready
Shift Left Single	zero	< zero	> zero	overflow	
Shift Right Double	zero	< zero	> zero	--	CSW stored
Shift Right Single	zero	< zero	> zero	--	original
Subtract F/F	zero	< zero	> zero	overflow	IF
Subtract Logical	--	not zero	zero,	carry	> zero
					IF
					Indirect
<i>Dual-Pair Arithmetic</i>					
Add Dual	zero	< zero	> zero	overflow	high
Compare Dual	equal	low	high	--	incomplete
Subtract Dual	zero	< zero	> zero	overflow	L
Zero and Add	zero	< zero	> zero	overflow	< zero
					low
					mixed
<i>Magnet-Pair Arithmetic</i>					
Add Normalized S/F	zero	< zero	> zero	overflow	not over
Add Unnormalized S/F	zero	< zero	> zero	overflow	not working
Compare S/F	equal	low	high	--	not zero
Load and Test S/F	zero	< zero	> zero	--	working
Load Complement S/F	zero	< zero	> zero	--	working
Load Negative S/F	zero	< zero	> zero	--	working
Load Positive S/F	zero	< zero	> zero	--	working
Subtract Normalized S/F	zero	< zero	> zero	overflow	zero
Subtract Unnormalized S/F	zero	< zero	> zero	overflow	not zero

Logical Operations

And	zero	not zero	--
Compare Logical	equal	not zero	high
EOR	zero	< zero	> zero
ED and Mask	zero	< zero	> zero
Exclusive OR	zero	not zero	--
Or	zero	not zero	--
Set Under Mask	zero	mixed	000
Variable and Test	zero	immediate	complete

Output-Driven Operations

Half T/O	not working	locked	stopped	in oper
Shift L/O	available	CSW stored	busy	not oper
Text Channel	not working	CSW ready	working	not input

Notes

Load and Branch available	Unit held channel available
Load or channel busy	Unit or channel busy
A correction of the sign position occurs	A correction of the sign position occurs
Last result byte cocaine	Last result byte cocaine
Channel status word ready for transfer	Channel status word ready for transfer
Overflow	Overflow
Channel status word stored	Channel status word stored
Operands swapped equal	Operands swapped equal
Polluted	Polluted
Result is greater than zero	Result is greater than zero
Halfword	Halfword
Indirect transmission + expand	Indirect transmission + expand. Unit is half-word mode
High	First operand one-pole high
Low	Second operand one-pole low
Long precision	Long precision
Result is less than zero	Result is less than zero
First operand one-pole low	First operand one-pole low
Selected bits are both zero and one	Selected bits are both zero and one
Unit or channel not operational	Unit or channel not operational
Unit or channel not working	Unit or channel not working
Result is not all zero	Result is not all zero
Selected bits are two	Selected bits are two
Result overflow	Result overflow
Short precision	Short precision
Data transfer term complete	Data transfer term complete
Unit or channel working	Unit or channel working
Result or selected bits are zero	Result or selected bits are zero

Note: The condition code also may be changed by *ICAN TEST*, *SET/TEST MASK*, *DATA TEST/SET* and by an interrupt...

A set of operations is provided to switch the status of the CPU, of storage, and of communication between systems.

The overall CPU state is determined by several program-state alternatives, each of which can be changed independently to its opposite, and most of which are indicated by a bit in the program status word (PSW). The CPU status is further defined by the instruction address, the condition code, the instruction-length code, the storage-protection key, and the interrupt chain. These all occupy fields in the PSW.

Storage is protected by storage keys, which are matched with a protection key in the PSW or in a channel. The protection status of storage may be changed by introducing new storage keys, using SET STORAGE KEY. The storage keys may be inspected by using READ STORAGE KEY.

The system formed by CPU, storage, and I/O can communicate with other systems by means of the signals of the direct control feature and the multistem feature. The I/OAD counter makes signals available to the CPU; WIRE DRIVER provides signals to other systems.

All status-switching instructions other than those of the protection feature or direct control feature, are provided in the standard concatenation set.

Program States

The four types of program-state alternatives, which determine the overall CPU status, are named Problem/Supervisor, Wait/Running, Masked/Interruptable, and Stopped/Operating. These states differ in the way they affect the CPU functions and in the way their status is initiated and switched. Each state, except masked, has one alternative.

All program states are independent of each other in their function, initiation, and status-switching. Status-switching does not affect the contents of the arithmetic registers or the execution of I/O operations but may affect the timer operation.

Problem State

The choice between supervisor and problem state determines whether the full set of instructions is valid. The names of these states reflect their normal use.

In the problem state all I/O, protection, and direct-

control instructions are invalid, as well as READ PSW, SET SYSTEM STATE, and INCREMENT. These are called privileged instructions. A privileged instruction encountered in the problem state constitutes a privileged-operation exception and causes a program interruption. In the supervisor state, these instructions are valid.

When bit 15 of the PSW is zero, the CPU is in the supervisor state. When bit 15 is one, the CPU is in the problem state. The supervisor state is not indicated on the operator sections of the system control panel.

The CPU is switched between problem and supervisor state by changing bit 15 of the PSW. This bit can be changed only by introducing a new PSW. Thus status-switching may be performed by using PSW, using a new PSW with the desired value for bit 15. Since READ PSW is a privileged instruction, the CPU must be in the supervisor state prior to the switch. A new PSW is also introduced when the CPU is interrupted. The supervisor CPU causes an interrupt and thus may change the CPU state. Similarly, initial program loading introduces a new PSW and with it a new CPU state. The new PSW may introduce the problem or supervisor state regardless of the preceding state. No explicit operation control is provided for changing the supervisor state.

Timer updating is not affected by the choice between supervisor and problem state.

Programming Note

To allow return from an interrupt-handling routine to a preceding program by a new PSW, the PSW for the interrupting routine should specify the supervisor state.

Wait State

In the wait state no instructions are processed, and storage is not addressed separately for this purpose, whereas in the running state, instruction fetching and execution proceed in the normal manner.

When bit 14 of the PSW is one, the CPU is waiting. When bit 14 is zero, the CPU is in the running state. The wait state is indicated on the operator control section of the system control panel by the wait light.

The CPU is switched between wait and running state by changing bit 14 of the PSW. The bit can be changed only by introducing an entire new PSW, as is the case with the problem-state bit. Thus, switching from the

running state may be achieved by the privileged instruction LOAD PSW, by an interruption such as software reset, or by initial program loading. Switching from the wait state may be achieved by an I/O or external interruption, or, again, by initial program loading. The new PSW may introduce the wait or running state regardless of the preceding state. No explicit operator control is provided for changing the wait state.

Ticker updating is not affected by the choice between running and wait states.

Programming Note

To leave the wait state without manual intervention, the CPU should remain interruptible for some active I/O or external interruption source.

Masked States

The CPU may be masked or interruptible for all system and machine check interruptions and for some program interruptions. When the CPU is interruptible for a class of interruptions, those interruptions are accepted. When the CPU is masked, the system interruptions remain pending, while the program and machine-check interruptions are ignored.

The system mask bits (new bits 0-7), the program mask bits (PSW bits 38-39), and the machine-check mask bit (new bit 10) indicate as a group the masked state of the CPU. When a mask bit is one, the CPU is interruptible for the corresponding interruptions. When its mask bit is zero, those interruptions are masked off. The system mask bits indicate the masked state of the CPU for the multiplexor channel, the six selector channels, and the external signals. The program mask bits indicate the masked state for four of the 15 types of program exceptions. The machine-check mask bit pertains to all machine checks. Program interruptions not maskable, as well as the supervisor-call interruption, are always taken. The masked states are not indicated on the operator status or the system control panel.

Most mask bits do not affect the execution of computations. The only exception is the significance mask bit, which determines the manner in which a floating-point operation is completed when a significance exception occurs.

The interruptible state of the CPU is switched by changing the mask bits in the PSW. The program mask may be changed separately by set program mask, and the system mask may be changed separately by the privileged instruction set system mask. The machine-check mask bit can be changed only by introducing an entire new PSW, as is the case with the problem state and wait-state bits. Thus, a change in the entire

masked state may be achieved by the privileged instruction set system mask, by an interruption such as software reset, or by initial program loading. The new PSW may introduce a new masked state regardless of the preceding state. No explicit operator control is provided for changing the masked state.

Ticker updating is not affected by the choice between masked or interruptible states.

Programming Note

To prevent an interruption-handling routine from being interrupted before necessary housekeeping steps are performed, the new PSW for last interruption should mask the PSW for further interruptions of the kind that caused the interruption.

Stopped State

When the CPU is in the stopped state, instructions and interruptions are not executed. In the operating state, the CPU executes instructions (if not waiting) and interruptions (if not masked off).

The stopped state is indicated on the operator control section of the system control panel by the manual light. The stopped state is not identified by a bit in the PSW.

A change in the stopped or operating state can be effected only by manual intervention or by machine malfunction. No instructions or interruptions can stop or start the CPU. The CPU is commanded to stop when the stop key on the operator intervention section of the system control panel is pressed, when an address comparison indicates equality, and when the rate switch is set to maximum rpm. In addition, the CPU is placed in the stopped state after power is turned on or following a system reset, except during first program loading. The CPU is placed in the operating state when the start key on the operator intervention panel is pressed. The CPU is also placed in the operating state when initial program loading is in progress.

The transition from operating to stopped state occurs at the end of histogram examination and prior to starting the next histogram execution. When the CPU is in the wait state, the transition takes place immediately. All interruptions pending and not masked off are taken while the CPU is still in the operating state. They are cleared and stored and a new PSW to be fetched before entering the stopped state. Once the CPU is in the stopped state, interruptions are no longer taken but remain pending.

The PSW is not updated in the stopped state.

Programming Note

Except for timing considerations, execution of a program is not altered by stopping the CPU.

When because of machine malfunction, the CPU is unable to end an instruction, the store key is not effective, and initial program loading or system reset should be used.

Input/output operations continue to completion while the CPU is in the problem, wait, masked, or stopped state. However, no new I/O operations can be initiated while the CPU is stopped, waiting, or in the problem state. Also, the interruption caused by I/O completion remains pending when masked off or when the CPU is in the stopped state.

Storage Protection

Storage protection is provided to protect the contents of certain areas of storage from destruction caused by erroneous writing of information during the execution of a program. This protection is achieved by identifying blocks of storage with a storage key and comparing this key with a protection key supplied with the data to be stored. The detection of a mismatch is a protection exception and results in a program interruption.

Area Identification

For protection purposes, main storage is divided into blocks of 2,048 bytes, each block having an address that is a multiple of 2,048. A four-bit storage key is associated with each block. When data are stored in a storage block, the storage key is compared with the protection key. The protection key of the current RSW is used as the compare when storing is specified by an instruction. When storing is specified by a channel operation, the protection key supplied to the channel by the command address word is used as the compare. The keys are said to match when they are equal or when either one is zero.

The storage key is not part of addressable storage. The key is changed by set STORAGE KEY and is interpreted by EXECUTE STORAGE KEY. The protection key in the RSW occupies bits 8-11 of that control word. The protection key of a channel is recorded in bits 0-3 of the channel status word, which is stored as a part of the channel operation.

Protection Action

The storage-protection system is always active. It is independent of the problem, supervisor, or masked state of the CPU and of the type of instruction or I/O command being executed.

When an instruction causes a protection mismatch, execution of the instruction is suppressed or terminated, and program execution is altered by a program

interruption. The protected storage location always remains unchanged.

In general, the detection of a protected location causes the instruction specifying this location to be suppressed (that is to be omitted entirely). In operations using multiple words or variable length fields, part of the operator may already have been completed when the protected area is referenced. In these operations the instruction cannot be suppressed and, hence, is terminated.

Protection mismatch due to an I/O operation causes data transmission to be terminated in such a way that the protected storage location remains unchanged. The mismatch is indicated in the channel status word stored as a result of the operation.

Storage protection is optional in some models. When protection is not installed, the protection key in the RSW and the protection key of the channel's must be zero; otherwise, a program interruption or program check will terminate occurs.

Locations Protected

All main-storage locations where information is stored in the course of an operation are subject to protection. A location not actually used does not cause protection action.

Locations whose addresses are generated by the CPU for updating, or interrupt purposes, such as the timer, channel status word, or RSW addresses, are not protected. However, when the program specifies these locations they are subject to protection.

Program Status Word

The RSW contains all information not contained in storage or registers but required for proper program execution. By sharing the RSW, the program can preserve the detailed status of the CPU for subsequent inspection. By loading a new RSW or part of a RSW, the state of the CPU may be changed.

In certain circumstances all of the RSW is loaded or loaded, in others, only part of it. The entire RSW is stored, and a new RSW is introduced when the CPU is interrupted. The rightmost 22 bits are stored in CHANNEL AND MASK. The LOAD RSW introduces a new RSW; SET SYSTEM MASK introduces a new system mask field.

The RSW has the following format:

Program Status Word

System Mask	Key	ANWP	Interrupt On Code	
?	7-6	110	1212	
LC CG	Program Mask	-	Instruction Address	-
PC and RSW	0-0	-	-	63

The following is a summary of the purposes of the rsw fields:

System Mask Bits (0-7): Bits 0-7 of the rsw are associated with I/O channels and external signals as specified in the following table. When a mask bit is one, the source can interrupt the CPU. When a mask bit is zero, the corresponding source can not interrupt the CPU and interruptions remain pending.

NUMBER	DESCRIPTION SOURCE
0	Not planned channel
1	External or I/O
2	Selecter channel 2
3	Selecter channel 3
4	Selecter channel 4
5	Selecter channel 5
6	Selecter channel 6
7	Timer
8	Interrupt key
9	External signal

Protection Keys: Bits 8-11 of the rsw form the CPU protection key. The key is matched with a storage key whenever a result is stored. When the protection key code is not implemented, bits 8-11 must be zero when loaded and are zero when stored.

ASCII(1): When bit 12 of the rsw is one, the codes preferred for the extended user code are generated for decimal results. When rsw[12] is zero, the codes preferred for the extended binary-coded decimal interchange code are generated.

Machine-Check Mask (13): When rsw bit 13 is one, the machine-check interruption, machine-check-out signal, and diagnostics occur upon malfunction detection. When bit 13 of the rsw is zero, the CPU is enabled for machine-check interruptions, and any associated signals and diagnostic procedures do not take place. The interruption does not remain pending.

Wait States (14): When bit 14 of the rsw is one, the CPU is in the wait state. When rsw bit 14 is zero, the CPU is in the running state.

Problem State (P): When bit 15 of the rsw is one, the CPU is in the problem state. When rsw bit 15 is zero, the CPU is in the supervisor state.

Interruption Codes: Bits 16-31 of the rsw identify the cause of an I/O, program-supervisor-call, or external interruption. The code is zero when a machine-check interruption occurs. Use of the code for all five interruption types is shown in a table appearing in the "Interruptions" section.

Instruction Length Code (ILC): The code in rsw bits 32 and 33 indicates the length, in halfwords, of the last byte-parsed instruction when a program or supervisor-call interrupt occurs. The code is unpredictable for I/O, external, or machine-check interruptions. Encoding of these bits is summarized in a table appearing in the "Interruptions" section.

Condition Code (C): Bits 34 and 35 of the rsw are the two bits of the condition code. The condition codes for all instructions are summarized in a table appearing in the "Instructions" section.

Program Mask: Bits 36-49 of the rsw are the four program mask bits. Mask bit 36 is associated with a program exception, as specified in the following table. When the mask bit is one, the exception results in an interruption. When the mask bit is zero, no interruption occurs. The significance mask bit also determines the manner in which floating-point addition and subtraction are completed.

PROGRAM	EXCEPTION EXCEPTION
00	Floating-point overflow
01	Divide-by-zero
10	Floating-point underflow
11	Signaling NaN

Instruction Address: Bits 40-53 of the rsw are the instruction address. This address specifies the leftmost eight-bit byte position of the next instruction.

Multisystem Operation

Various features are provided to permit communication between individual systems. Messages may be transmitted by means of a shared I/O device, a channel connector, or a shared storage unit. Signalling may be accomplished when the direct-control feature is installed by using timer and error timer and by the signalling lines of the external interruption.

The multisystem feature adds to these facilities the ability to relocate direct-addressed locations to a global file, machine malfunction of one system to another, and to initiate system operation from another system.

Direct Address Relocation

Addresses 0-1095 can be generated without a base address or index. This property is important when the rsw and general register contents must be preserved and restored during program switching. These addresses further include all addresses generated by the CPU for fixed locations, such as old rsw, new rsw, channel address word, channel status word, and timer.

This set of addresses can be relocated by means of a main prefix to point more than one CPU to the same uniquely addressed storage. Furthermore, an alternate prefix is provided to permit a change in relocation to ease storage reallocation or reconfiguration becomes otherwise desirable.

A prefix is used whenever an address has the high-order 12 bits all-zero. The use of the prefix is independent of the number in which the address is generated and does not apply to the components such as the

base or index registers, from which the address is generated. The use of the prefix applies both to addresses obtained from the program (R₀ or I₀), and to fixed addresses generated by the CPU for updating or interruption purposes.

Both main prefix and alternate prefix occupy 12 bits. One or the other replaces the 8 high-order address bits when these are found to be zero.

The choice of main or alternate prefix is determined by the prefix trigger. This trigger is set during initial program loading (IPL) and remains unchanged until the next initial program loading occurs. Manual re-set of the prefix trigger to the state of the prefix-selected switch on the operator control section of the system control panel. Electronic IPL sets the prefix trigger to the state indicated by the signal lines used. The state of the prefix is indicated by the alternate-prefix light on the operator intervention section of the system control panel.

The prefixes can be changed by hand within 5 minutes from one prewired according to another. The low-order four bits of a prefix always have even parity, and the total number of one bits in a prefix cannot exceed seven.

Malfunction Indication

A machine check out-signal occurs whenever a machine check is recognized and the machine-check mask bit is one. The signal has 0.5-microsecond to 1.0-microsecond duration and is identical in electronic characteristics to the signals on the signal-out lines of the direct control feature.

The machine check out-signal is given during machine-check handling and has a high probability of being issued in the presence of machine malfunction.

System Initialization


A common in-line and an alternate IPL coding respond to 0.5-microsecond to 1.0-microsecond pulses. Either line, when pulsed, sets the prefix trigger to the state indicated by its name and subsequently starts initial program loading. Thus, these lines permit a choice initiation of IPL.

The definition of the signal to which these lines respond is identical in electronic characteristic to the definition for the signal-in lines of the external interruption.

Instruction Format

Status-switching instructions use the following two formats:

IR Format



IR Format



In the IR format, the R₀ field specifies a general register, except for supervisor code. The R₁ field specifies a general register in SET STORAGE KEY and CLEAR STORAGE KEY. The R₀ and R₁ fields in SUPERVISOR CODE can pin an identification code. In SET PROGRAM MASK, the R₀ field is ignored.

In the IR format, the high-bit immediate field (I₁) of the instruction contains an identification code. The I₂ field is ignored in LOAD KEY and SET STORAGE MASK. The content of the general register specified by R₁ is added to the content of the D₁ field to form an address designating the location of an operand in storage. Only one operand location is required in status-switching operations.

A zero in the R₀ field indicates the absence of the corresponding address component.

Instructions

The status-switching instructions and their mnemonic, formats, and operation codes follow. The table also indicates the feature to which an instruction belongs and the exceptions that cause a program interrupt.

NAME	OPERATION	TYPE	PARAMETERS	CODE
Load SW	L, SW	ST	I, M, A,S	52
Set Program Mask	S, PM	SH	I,	54
Set System Mask	S, SM	ST	M, A	50
Supervisor Call	S, SC	SH		5A
Set Storage Key	S, SK	SH Z	M, A,S	58
Load Storage Key	L, SK	SH Z	M, A,S	59
Write Direct	W, D	ST V	M, A	51
Read Direct	R, DR	ST V	M, A,D	55
Update	U	ST	M, A,S	53

NOTES


- A Addressing exception
- I Non conductor code loaded
- M Processor operation exception
- P Protection exception
- S Supervisor exception
- V Direct control feature
- Z Protection feature

Programming Note

The program status is also switched by interruptions, initial program loading, and manual control.

Load PSW

LPSW R1



The double word at the location designated by the operand address replaces the PSW.

The operand address must have its three low-order bits zero to designate a double word; otherwise, a specification exception results in a program interruption.

The double word which is loaded becomes the new for the next sequence of instructions. Bits 40-63 of the double word become the new instruction address. The new instruction address is not checked for available storage or for an even byte address during a load new operation. These checks occur as part of the execution of the next instructions.

Bits 8-11 of the double word become the new protection key. The protection key must be zero when the protection feature is not installed; otherwise, the key is made zero, and a specification exception causes a program interruption.

The interruption code in bit positions 16-31 of the new PSW is not retained as the PSW is loaded. When the PSW is subsequently stored because of an interruption, these bit positions contain a new code. Similarly, bits 32 and 33 of the PSW are not retained upon loading. They will contain the instruction length code for the last interpreted instruction when the PSW is stored during a branch and link operation or during a program or supervisor call interruption.

Condition Code: The code is set according to bits 31 and 33 of the new PSW loaded.

Program Interruption

Privileged operation

Addressing


Specification

Programming Note

The CPU enters the problem state when it loads a double word with a one in bit position 15 and similarly enters the wait state if bit position 15 is one. The **lpsw** is the only instruction available for entering the problem state or the wait state.

Set Program Mask

SPM R1



Bits 2-7 of the general register specified by the R1 field replace the condition code and the program mask bits of the current PSW.

Bits 0, 1, and 8-31 of the register specified by the R1 field are ignored. The contents of the register specified by the R1 field remain unchanged.

Condition Code: The code is set according to bits 5 and 8 of the register specified by R1.

Program Interruption Note

Programming Note

Bits 4-7 of the general register may have been loaded from the PSW by **BSW**, **CAN**, and **LPS**.

Set System Mask

SSM R1



The byte at the location designated by the operand address replaces the system mask bits of the current PSW.

Condition Code: The code remains unchanged.


Program Interruption

Privileged operation

Addressing

Supervisor Call

SVC R1



The instruction causes a supervisor call (level 0) with the R1 and R2 field of the instruction providing the interruption code.


The contents of bit positions 8-15 of the instruction are placed in bit positions 21-31 of the old raw which is stored in the course of the interruption. Bit positions 16-23 of the old raw are made zero. The old raw is stored at location 32, and a new raw is obtained from location 06. The instruction is valid in both problem and supervisor state.

Condition Code: The code remains unchanged in the old raw.

Program Interruptions: None.

Set Storage Key

SSK RR



The key of the storage block addressed by the register designated by R₀ is set according to the key in the register designated by R₁.

The storage block of 2,048 bytes, located on a multiple of the block length, is addressed by bits 8-91 of the register designated by the R₀ field. Bits 0-7 and 21-27 of the register are ignored. Bits 28-31 of the register must be zero; otherwise, a specification exception causes a program interruption.

The four-bit storage key is obtained from bits 94-97 of the register designated by the R₁ field. Bits 16-21 and 25-31 of this register are ignored.

Condition Code: The code remains unchanged.

Program Interruptions:

Operation (if protection feature is not installed)

Privileged operation

Addressing

Specification

Insert Storage Key

ISK RR



The key of the storage block addressed by the register designated by R₀ is inserted in the register designated by R₁.

The storage block 2,048 bytes, located on a multiple of the block length, is addressed by bits 8-20 of the register designated by the R₀ field. Bits 0-7 and

21-27 of this register are ignored. Bits 28-31 of the register must be zero; otherwise, a specification exception causes a program interruption. The four bit storage key is inserted in bits 21-27 of the register specified by the R₁ field. Bits 0-23 of this register remain unchanged, and bits 25-31 are set to zero.

Condition Code: The code remains unchanged.

Program Interruptions:

Operation (if protection feature is not installed)


Privileged operation

Addressing

Specification

Write Direct

WWD SR



The byte at the location designated by the operand address is made available as a set of direct-out static signals. Eight instruction bits are made available as signal out timing signals.

The eight data bits of the byte fetched from storage are presented on a set of eight direct-out lines as static signals. These signals remain until the next write timer is exceeded. No parity is presented with the eight data bits.

Instruction bits 8-15, the R₅ field, are made available simultaneously on a set of eight signal out lines as 0.5 microsecond to 1.0 microsecond timing signals. On a ninth line (write out) a 0.5 microsecond to 1.0 microsecond timing signal is made available coincident with these timing signals. The leading edge of the timing signals coincides with the leading edge of the data signals. The eight signal-out lines are also used in READ DIRECT. No parity is made available with the eight instruction bits.

Condition Code: The code remains unchanged.

Program Interruptions:

Operation (if direct control feature is not installed)

Privileged operation

Addressing

Programming Note

The timing signals and the write-out signal may be used to alert the equipment to which the data are sent. When data are sent to another over the external signal-out line, this may be used to alert that user.

Read Direct

RD0 ST

25	<i>b</i> ₇	F	00	24	<i>s'</i>
24	<i>b</i> ₆	C	00	23	<i>s</i>

Eight instruction bits are made available as signal-out timing signals. A direct-in data byte is accepted from an external device to the absence of a hold signal and is placed in the location designated by the operand address.

Instruction bits 8-15, the *L* field, are made available on a set of eight signal-out lines as 0.5-microsecond to 1.0-microsecond timing signaling. These signal-out lines are also used in write access. On a ninth line (Read Out), a 0.5-microsecond to 1.0-microsecond timing signal is made available coincident with these timing signals. The read-out line is distinct from the write-out line in write access. No parity is made available with the eight instruction bits.

Eight data bits are accepted from a set of eight direct-in lines when the hold signal on the hold-in line is absent. The hold signal is sampled after the read-out signal has been completed and should be absent for at least 0.5-microsecond. No parity is accepted with data signals, but a parity bit is generated as the data are placed in storage. When the hold signal is not removed, the CPU does not complete the instruction. Uncessive execution of this instruction may result in incomplete updating of the CPU.

Condition Code: The code remains unchanged.

Program Interruptions

Operations (if direct control feature is not installed)

Privileged operation

Protection

Addressing

Programming Note

The direct-out lines of one CPU may be connected to the direct-in lines of another CPU, providing CPU-to-CPU static signaling. Further, the write-out signal of the sending CPU may serve as the hold signal for the receiving CPU temporarily inhibiting a read request when the signals are in transition.

Equipment connected to the hold-in line should be so constructed that the hold signal is removed when an interrupt is performed. Absence of the hold signal should correspond to absence of current in such a fashion that the CPU can proceed when power is removed from the source of the hold signal.

Diagnose

DI

25	00	2	<i>R</i> ₁	<i>D</i> ₁	?
24	00	1	0000	0000	?

The CPU performs built-in diagnostic functions.

The purpose of the *b*₇ field and the operand address may be defined in greater detail for a particular CPU and its appropriate diagnostic procedures. Similarly, the number of lower-order address bits which must be zero is further specified for a particular CPU. When the address does not have the required number of low-order zeros, a specification exception causes a program interruption.

The purpose of the diagnostic functions is verification of proper functioning of the CPU equipment and locating faulty components.

The diagnosis is conducted either by taking the next sequential instruction or by obtaining a new user from location 112. The diagnostic procedure may affect the problem, supervisor, and interruptable status of the CPU, the condition code, and the contents of storage, registers, and timer, as well as the progress of I/O operations.

Some diagnostic functions turn on the test light on the operator control station of the system control panel.

Since the instruction is not intended for general-purpose or supervisor-program use, machine hex no. 000000.

Condition Code: The code is unpredictable.

Program Interruptions

Privileged operation

Specification

Addressing

Status-Switching Exceptions

Unexceptioned instructions or data cause a program interruption. When the interruption occurs, the current user is stored as an old user, and a new user is obtained. The interrupt code inserted in the old user identifies the cause of the interruption. The following exception conditions cause a program interruption in status-switching operations.

Operations: The direct control feature is not installed, and the instruction is READ DIRECT or WRITE DIRECT; OR,

the protection feature is not installed and the instruction is set **STORAGE KEY** or **MASTER PROTECT KEY**.

Privileged Operation: A **READ KEY**, **SET SYSTEM BANK**, **SET ADDRESS BANK**, **RESET ADDRESS BANK**, **WRITE MEMORY**, or **RESET** is encountered while the processor is in the problem state.

Protection: The storage key of the location designated by **READ ADDRESS** does not match the protection key in the **RSW**.

Addressing: An address designates a location outside the available storage for the installed model.

Identification: The operand address of a **DATA MOVE** does not have all three low-order bits zero; the operand address in **MOVEMEMORY** does not have any low-order zero bits as required for the particular case; the block address specified by **SET ADDRESS BANK** or **RESET ADDRESS BANK** does not have the four low-order bits not zero, or the protection feature is not installed and a

RSW with two-column protection keys is introduced.

In most of the above interruption conditions, the subroutine is suppressed. Therefore, storage and external signals remain unchanged, and the **RSW** is not changed by information from storage. The only exception is **RESET**, which is terminated when a protection or addressing violation is detected. Although storage remains unchanged, a **Timing Signal** may have been made available.

When an interruption is taken, the instruction address stored as part of the old **RSW** has been updated by the number of bytes words indicated by the **ASSEMBLY-DIRECT** code in the old **RSW**.

Operand addresses are tested only when used to address storage. The other test restrictions do not apply to the component from which an address is generated, the content of the 12-bit **TA** and the content of the register specified by **RA**.

Interruptions

The interruption system permits the CPU to change its state as a result of conditions external to the system, in I/O units, or in the CPU itself. The three classes of these conditions are input/output, program, supervisor call, external, and machine check interruptions.

Interrupt Action

An interruption consists of saving the current ESW as an old ESW and fetching a new ESW.

Processing resumes in the state indicated by the new ESW. The old ESW contains the address of the instruction that would have been executed next if an interruption had not occurred until the instruction-length code of the last-interpreted instruction.

Interruptions are taken only when the CPU is interruptible for the interruption source. Input/output and external interruptions may be masked by the system mask, four of the 15 program interruptions may be masked by the program mask, and the machine-check interruptions may be masked by the machine-check mask.

An interruption always takes place after one instruction interpretation is finished and before a new instruction interpretation is started; however, the occurrence of an interruption may affect the execution of the current instruction. To permit proper programmed action following an interruption, the cause of the interruption is identified and provision is made to locate the last-interpreted instruction.

When the CPU is commanded to stop, the current instruction is finished and all other actions that are pending or become pending before the end of the instruction, and which are not masked, are taken.

The details of instruction execution, source identification, and location determination are explained in later sections and are summarized in the following table.

Programming Note

A pending interruption will be taken even if the CPU becomes interruptible during only one instruction.

INTERRUPTION	CODE	REGISTERS	STATE	DESCRIPTION
Processor	00000000 00000000	00000000 00000000	00000000	Processor
Processor Mask	00000000 10000000	00000000 00000000	00000000	Processor Mask
Input/Output (old ESW 30, new PSW 180, priority 4)				
Multiplexed channel	00000000 00000000	00000000 00000000	00000000	complete
Selective channel 1	00000001 00000000	00000001 00000000	00000000	complete
Selective channel 2	00000010 00000000	00000010 00000000	00000000	complete
Selective channel 3	00000011 00000000	00000011 00000000	00000000	complete
Selective channel 4	000000100 00000000	000000100 00000000	00000000	complete
Selective channel 5	000000101 00000000	000000101 00000000	00000000	complete
Selective channel 6	000000110 00000000	000000110 00000000	00000000	complete
Program (old PSW 40, new PSW 124, priority 3)				
Conversion	00000000 00000001	00000000 00000001	1,2,3	suppress
Fault generation	00000000 00000010	00000000 00000010	1,2	suppress
Execute	00000000 00000011	00000000 00000011	2	suppress
Protection	00000000 000000100	00000000 000000100	0,2,3	suppress/terminate
Addressing	00000000 000000001	00000000 000000001	1,2,3	suppress/terminate
Speculation	00000000 000000110	00000000 000000110	1,2,3	suppress
Trap	00000000 000000111	00000000 000000111	2,3	terminate
Fix-point overflow	00000000 00001000	00000000 00001000	0,2	complete
Floating-point divide	00000000 00001001	00000000 00001001	1,2	suppress/complete
Decimal overflow	00000000 00001100	00000000 00001100	3	complete
Decimal divide	10000000 00001110	10000000 00001110	3	suppress
Exponent overflow	10000000 00001100	10000000 00001100	1,2	terminate
Exponent underflow	10000000 00001101	10000000 00001101	1,2	terminate
Significance	10000000 00001110	10000000 00001110	1,2	complete
Floating-point divide	10000000 00001111	10000000 00001111	1,2	suppress
Supervisor Call/Call PSW 32, new PSW 98, priority 2)				
Instruction bus	10000000 00000000	10000000 00000000	1	complete
External call PSW 26, new PSW 86, priority 1)				
External signal 11	10000000 00000001	10000000 00000001	1	complete
External signal 12	10000000 00000002	10000000 00000002	1	complete
External signal 13	10000000 00000003	10000000 00000003	1	complete
External signal 14	10000000 00000004	10000000 00000004	1	complete
External signal 15	10000000 00000005	10000000 00000005	1	complete
External signal 16	10000000 00000006	10000000 00000006	1	complete
External key	10000000 00000007	10000000 00000007	1	complete
Trap	10000000 00000008	10000000 00000008	1	complete
Machine Check (old PSW 48, new PSW 316, priority 1)				
Machine fault from 00000000-30000000	1	1	fault	

NOTES

- The six addressable bits of the PC and R16 at the time of an interrupt.
- Bits of T and R16 at the time of an interrupt.
- Trap code 1.

Instruction Execution

An interruption occurs when the preceding instruction is finished and the next instruction is not yet started. The manner in which the preceding instruction is finished may be influenced by the cause of the interruption. The instruction is said to have been completed, terminated, or suppressed.

In the case of instruction completion, results are stored and the condition code is set as for normal instruction operation, although the result may be influenced by the exception which has occurred.

In the case of instruction termination, all parts of the result may be stored. Therefore, the result data are unpredictable. The setting of the condition code, if enabled for, may also be unpredictable. In general, the results should not be used for further computation.

In the case of instruction suppression, the execution proceeds as if no operation were specified. Results are not stored, and the condition code is not changed.

Source Identification

The five classes of interruptions are distinguished by the storage locations in which the old PSW is stored and from which the new PSW is fetched. The detailed causes are further distinguished by the interruption code of the old PSW, except for the machine-check interruption. The bits of the interruption code are numbered 18-31, according to their position in the PSW.

For I/O interruptions, additional information is provided by the contents of the channel status word stored as part of the I/O interruption.

For machine-check interruptions, additional information is provided by the diagnostic procedure, which is part of the interruption.

The following table lists the permanently allocated main-storage locations:

LOCATOR	LOCATION	COMMENT
1 00 00 0000	Double word	Initial program loading PSW
5 00 01 100	Double word	Initial program loading CCPW
10 0040 0001	Double word	Initial program loading CCPW
26 00 01 100	Double word	External old PSW
35 0010 0001	Double word	Supervisor-cell old PSW
40 0010 100	Double word	Program-old PSW
48 0011 0001	Double word	Machine-old PSW
50 0011 100	Double word	Instruction-old PSW
70 0100 0000	Double word	Channel-status word
72 0100 1000	Word	Channel-address word
76 0100 1100	Word	Unused
80 0101 0000	Word	Timer
84 0101 0100	Word	Unused
88 0101 1000	Double word	External-new PSW
96 0110 0001	Double word	Supervisor-cell-new PSW
104 0110 1000	Double word	Program-new PSW
112 0111 0000	Double word	Machine-check-new PSW
120 0111 1000	Double word	Machine-type-new PSW
128 1000 0000	Double word	Diagnostic-wait-out-area*

*The size of the diagnostic wait-out area depends on the particular model's I/O channels.

Location Determination

For some interruptions, it is desirable to locate the instruction being interrupted when the interruption occurred. Since the instruction address in the old PSW designates the instruction to be executed next, it is necessary to know the length of the preceding instruction. This length is recorded in bit positions 29 and 30 of the PSW as the instruction-length code.

The instruction-length code is predictable only for program and supervisor-call interruptions. For I/O and external interruptions, the interruption is not caused by the last-instruction instruction, and the code is not predictable for these instructions. For machine-break interruptions, the setting of the code may be affected by the malfunction and, therefore, is unpredictable.

For the supervisor-call interruption, the instruction-length code is 1, indicating the halfword length of supervisor-call. For program interruptions, the codes 1, 2, and 5 indicate the instruction length in halfwords. The code 0 is reserved for page-1 interruptions where the length of the instruction is not available because of certain overlapping conditions in instruction setting. In earliest cases, the instruction address in the old PSW does not represent the next instruction address. Instruction-length code 6 can occur for a program interruption only when the interruption is caused by a protocol or an unavailable data address. The following table shows the states of the instruction-length code.

INSTRUCTION-LENGTH CODE	INSTRUCTION LENGTH	MEMORY TYPE CODES
0	00	No available
1	01	One-halfword
2	00	One-halfword
2	10	Two-halfwords
3	10	Two-halfwords
3	11	Three-halfwords

Programming Notes

When a program interruption is due to an incorrect branch address, the location determined from the instruction address and instruction-length code is the branch address and not the location of the branch instruction.

When an interruption occurs while the CPU is in the wait state, the instruction-length code is always unpredictable.

The instruction-number represents upon interruption an instruction-length code which does not reflect the length of the instruction executed, but is 2, the length of execute PSW.

Input/Output Interruption

The I/O interruption provides a means by which the CPU responds to signals from I/O devices.

A request for an I/O interruption may occur at any time, and more than one request may occur at the same time. The requests are "queued" in the I/O section until accepted by the CPU. Priority is established among requests so that only one interruption request is processed at a time.

An I/O interruption can occur only after execution of the current instruction is completed and while the CPU is interruptible for the channel presenting the request. Channels are masked by system mask bits 11-8. Interruptions masked off remain pending.

The I/O interruption causes the old RSW to be stored at location 56 and causes the channel status word associated with the interruption to be stored at location 04. Subsequently, a new RSW is loaded from location 120.

The interruption code in the old RSW identifies the channel and device causing the interruption in bits 21-20 and 24-21, respectively. Bits 19-20 of the old RSW are made zero. The instruction-length code is unpredictable.

Program Interruption

Exceptions resulting from improper specification of size of instructions and data cause a program interruption.

The current instruction is completed, terminated, or suppressed. Only one program interruption occurs for a given instruction and is identified in the old RSW. The occurrence of a program interruption does not produce the simultaneous occurrence of other program-interruption codes. Which of several codes is identified may vary from one occasion to the next and from one model to another.

A program interruption can occur only when the corresponding mask bit, if any, is one. When the mask bit is zero, the interruption is ignored. Program interruptions do not remain pending. Program mask bits 36-30 permit masking of four of the 16 interruptible causes.

The program interruption causes the old RSW to be stored at location 46 and a new RSW to be fetched from location 104.

The cause of the interruption is identified by interruption code bits 28-31. The remainder of the interruption code, bits 16-27 of the RSW, are made zero. The instruction-length code indicates the length of the preceding instruction in halfwords. For a few cases,

the instruction length is not available. These cases are indicated by code 0.

A description of the individual program exceptions follows. The application of these rules to each class of instructions is further described in the applicable sections. Some of the exceptions listed may also occur in operations executed by I/O channels. In that event, the exception is indicated in the channel status word stored with the I/O interruption (as explained under "Input/Output Operations").

Operation Exception

When an operation code is not assigned or the assigned operation is not available on the particular model, an operation exception is recognized. The operation is suppressed.

The instruction-length code is 1, 2, or 3.

Privileged-Operation Exception

When a privileged instruction is encountered in the problem state, a privileged-operation exception is recognized. The operation is suppressed.

The instruction-length code is 1 or 2.

Execute Exception

When the subject instruction of execute is another EXECUTE, an execute exception is recognized. The operation is suppressed.

The instruction-length code is 0.

Protection Exception

When the storage key of a result location does not match the protection key in the RSW, a protection exception is recognized.

The operation is suppressed, except in the case of group MOVE_N, READ_BLOCK, and WRITE_BLOCK operations, which are terminated.

The instruction-length code is 0, 2, or 3.

Addressing Exception

When an address specifies any part of data, an instruction, or a control word outside the available storage for the particular instruction, an addressing exception is recognized.

The operation is terminated for an invalid data address. Data in storage remain unchanged, except when designated by valid addresses. The operation is suppressed for an "invalid" data machine address.

The instruction-length code normally is 1, 2 or 3, but may be 0 in the case of a data address.

Specification Exception

A specification exception is recognized when:

1. A data, instruction, or continuation address does not specify an integral boundary for the unit of information.
2. The b_3 field of an instruction specifies an odd register address for a pair of general registers that contains a 34-bit operand.
3. A floating-point register address other than 0, 2, 4, or 8 is specified.
4. The multiplier or divisor of decimal arithmetic exceeds 16 bytes and sign.
5. The first operand field is shorter than or equal to the second operand field in decimal multiplication or division.
6. The block address specified in any storage key or vector storage key has the four low-order bits not all zero.
7. A raw with nonzero protection key is loaded and the protection feature is not installed.

The operation is suppressed. The instruction-length code is 1, 2, or 3.

Data Exception

A data exception is recognized when:

1. The sign or digit codes of operands in decimal arithmetic or editing operations or in convert to vector are incorrect.
2. Fields in decimal arithmetic overlap incorrectly.
3. The decimal multiplicand has too many high-order sign digit digits.

The operation is terminated. The instruction-length code is 2 or 3.

Fixed-Point-Overflow Exception

When a high-order carry occurs or high-order significant bits are lost in fixed-point add, subtract, shift, or sign-control operations, a fixed-point-overflow exception is recognized.

The operation is completed by ignoring the information placed outside the register. The interruption may be masked by raw bit 38.

The instruction-length code is 1 or 2.

Fixed-Point-Divide Exception

A fixed-point divide exception is recognized when a quotient extends the register size in fixed-point division, including division by zero, or the result of conversion to binary exceeds 31 bits.

Division is suppressed. Conversion is completed by ignoring the information placed outside the register.

The instruction-length code is 1 or 2.

Decimal-Overflow Exception

When the destination field is too small to contain the result field in a decimal operation, a decimal-overflow exception is recognized.

The operation is completed by ignoring the overflow information. The interruption may be masked by raw bit 37.

The instruction-length code is 3.

Decimal-Divide Exception

When a quotient exceeds the specified data field size, a decimal-divide exception is recognized. The operation is suppressed.

The instruction-length code is 3.

Exponent-Overflow Exception

When the result characteristic exceeds 127 in floating-point addition, subtraction, multiplication, or division, an exponent-overflow exception is recognized. The operation is terminated.

The instruction-length code is 1 or 2.

Exponent-Underflow Exception

When the result characteristic is less than zero in floating-point addition, subtraction, multiplication, or division, an exponent-underflow exception is recognized.

The operation is completed by making the result a true zero. The interruption may be masked by raw bit 38.

The instruction-length code is 1 or 2.

Significance Exception

When the result of a floating-point addition or subtraction has no visible fraction, a significance exception is recognized.

The operation is completed. The interruption may be masked by raw bit 30. The manner in which the operation is completed is determined by the mask bit.

The instruction-length code is 1 or 2.

Floating-Point-Divide Exception

When dividing by a floating-point number with zero fraction (a quiet), a floating-point divide exception is recognized. The operation is suppressed.

The instruction-length code is 1 or 2.

Supervisor-Call Interruption

The supervisor-call interruption occurs as a result of the execution of assembly language.

The supervisor-call interruption uses the old raw to be stored at location 38 and a new raw to be fetched from location 96.

The contents of bit positions 5-15 of the supervisor call become bits 21-31 in the interruption code of the old *new*. Bits 16-23 of the interruption code are made zero. The instruction-length code is 1, indicating the halfword length of supervisor calls.

Programming Note

The name "supervisor call" indicates that one of the major purposes of the interrupt is the switching from problem to supervisor state. This major purpose does not preclude the use of this interruption for other types of status switching.

The interruption code may be used to convey a message from the calling program to the supervisor.

When supervisor call is performed as the subject instruction of execute, the instruction length code is 2.

External Interruption

The external interruption provides a means by which the CPU responds to signals from the timer, from the interrupt key, and from external units.


A request for an external interruption may occur at any time, and requests from different sources may occur at the same time. Requests are preserved until honored by the CPU. All pending requests are presented simultaneously when an external interruption occurs. Each request is presented only once. When several requests from one source are made before the interruption is taken, only one interruption occurs.

An external interruption can occur only when system mask bit 7 is one and after execution of the current instruction is completed. The interruption causes the old *new* to be stored at location 81 and a new *new* to be fetched from location 88.

The source of the interruption is identified by interruption-code bits 24-31. The remainder of the interruption code, *new* bits 16-23, is made zero. The instruction-length code is unpredictable for external interruptions.

Timer

A time-value of multiple times positive to negative causes an external interruption with bit 24 of the interruption code turned on.



The timer occupies a 32-bit word at storage location 50. In the standard form, the contents of the timer are reduced by a one in bit position 31 and to bit position

30 every 1/60th of a second or the timer contents are reduced by one in bit position 21 and to bit position 32 every 1/60th of a second. The choice is determined by the available line frequency. The gross result in either case is equivalent to reducing the timer by one in bit position 23 every 1/30th of a second.

Higher resolution may be obtained in some models by counting with higher frequency in one of the positions 21 through 31. In each case, the frequency is adjusted to give counting at 300 cycles per second in bit 23, as shown in the table. The full cycle of the timer is 13.5 hours.

frequency	programmable	microseconds
25	300 cpc	1.03 μs
26	600 cpc	0.67 μs
27	1.2 kcp	0.33 μs
28	2.4 kcp	0.17 μs
29	4.8 kcp	0.08 μs
30	9.6 kcp	0.04 μs
31	19.2 kcp	0.02 μs

The count is treated as a signed integer by following the rules for fixed-point arithmetic. The negative overflow, occurring as the timer is counted from a large negative number to a large positive number, is ignored. The timer value is initialized as the count modulus five: a positive number, including zero, to a negative number.

The timer is updated whenever access to storage permits. An updated time-value is normally available at the end of each instruction executing; also, a real-time count can be maintained. Timer updating may be omitted when no data transmission approaches the limit of storage capability and when the instruction time for measurement is excessive.

After an interruption is initiated, the timer may have been updated several times before the CPU is actually interrupted, depending upon instruction execution time.

The timer remains unchanged when the CPU is in the stopped state or when the rate switch on the operator information panel is set to regeneration mode. The timer value may be changed at any time by storing a new value in a storage location 86 (except when this read only is protected).

The timer is an optional feature on some models.

Programming Note

The timer in association with a program can serve both as a real-time clock and as an interval timer.

Interrupt Key

Pressing the interrupt key on the operator control section of the system control panel causes an external

interrupt with bit 45 of the interruption code turned on.

The key is active while power is on.

External Signal

An external signal causes an external interruption, with the corresponding bit in the interruption code turned on.

A total of six signal lines may be connected to the CPU for receiving external signals. The pattern presented in interruption-code bits 28-31 depends upon the pattern resolved before the interruption is taken.

The external signals are part of the direct control feature.

Programming Note

The signal in lines of one CPU may be connected to the signal-out timing line of the direct control feature or the machine-check-out line of the multisytem feature of another CPU. An interconnection of this kind allows one CPU to interrupt another. Also, the direction lines of one CPU may be connected to the direction lines of the other and vice versa.

Machine-Check Interruption

The machine-check interruption provides a means for recovery from and fault location of resulting malfunction.

When the machine-check mask bit is zero, occurrence of a machine check terminates the current instruction; initiation of a diagnostic procedure, issues a signal on the machine-check-out line, and subsequently causes the machine-check interruption.

The old ESW is stored at location 48 with an interrupt code of zero. The state of the CPU is summed out into the status area, starting with location 129 and extending through as many words as the given CPU requires. The new ESW is fetched from location 124. Proper execution of these steps depends on the nature of the machine check.

The machine-check end-signal is provided as part of the real-system feature. The signal is a 0.5-microsecond-to-1.0-microsecond timing signal that follows the CPU interface line-driving and terminating specifications. The signal is designed so that it has a high probability of being issued in the presence of machine malfunction.

When the machine-check mask bit is zero, an attempt is made to complete the current instruction upon the occurrence of a machine check and to proceed with the next sequential instruction. No diagnostic procedure signal, or interruption occurs.

A change in the machine-check mask bit due to the loading of a new ESW results in a change in the treatment of machine checks. Depending on the nature of a machine check, the earlier treatment may still be in force for several cycles.

Following emergency power turn off and turn on or system reset, incorrect parity may exist in storage or registers. Unless new information is loaded, a machine check may occur erroneously. Once storage and registers are cleared, a machine check can be caused only by machine malfunction and never by data or instructions.

Machine checks occurring in operations executed by I/O channels either cause a machine-check interruption or are recorded in the channel status word for that operation.

Priority of Interruptions

During execution of an instruction, several interruption-causing events may occur simultaneously. The instruction may give rise to a program interruption, an external interruption may occur, a machine check may occur, and an I/O interruption request may be made. Instead of the program interruption, a supervisor-call interruption might occur; however, both cannot occur since these two interruptions are mutually exclusive. Simultaneous interruption requests are honored in a predetermined order.

The machine-check interrupt, which has highest priority. When it occurs, the current operation is terminated. Program and supervisor-call interruptions that would have occurred as a result of the current instruction are eliminated. Every reasonable attempt is made to limit the side-effects of a machine check. Normally, I/O and external interruptions, as well as the progress of the I/O data transfer and the updating of the timer, remain unaffected.

When no machine check occurs, the program interruption or supervisor-call interruption is taken first; the external interruption is taken only if the I/O interruption is taken last. The action consists of storing the old ESW and fetching the new ESW belonging to the interruption first taken. This new ESW is subsequently stored without any instruction execution, and the next interruption raw is fetched. This storing and fetching continues until no more interruptions are to be serviced. The external and I/O interruptions are taken only if the immediately preceding p-raw indicates the CPU's interruptible for these causes.

Instruction execution is resumed using the last-fetched raw. The order of executing interrupting subroutines is therefore the reverse of the order in which the raws are fetched.

The interruption code of a new RSW is not loaded since a new interruption code is always stored. The instruction length code in a new RSW is similarly ignored since it is unpredictable for all interruptions other than program or supervisor calls. The protection key of a new RSW is stored unchanged when the protection feature is installed. When the feature is not installed, the protection key is made zero upon storing.

Programming Note

When interruption sources are not masked off, the order of priority in handling the interruption subroutines is machine check (MC), external, and program or supervisor call. This order can be changed by setting *EXTINT*. The priority rule applies to interruption requests that are simultaneous. An interruption request made after some interruptions have already been taken is honored according to the priority prevailing at the moment of request.

Interruption Exceptions

The only exception that can cause a program interruption during an interruption is a specification exception.

Specification: The protection feature is not installed, and a new RSW with nonzero protection key is loaded. A program interruption is taken immediately upon

loading the new RSW, regardless of the type of interruption introducing the erroneous protection key and prior to any other pending interruptions. The protection key is made zero when the RSW is stored.

If the new RSW for the program interruption has a nonzero protection key, another program interruption occurs. Since this second program interruption introduces the same unacceptable protection key in the new RSW, the process is repeated with the CPU caught in a series of program interruptions. This string can be broken only by initial program loading or system reset.

The instruction address in a new RSW is not tested for oddability or readability as the RSW is fetched during an interruption. However, an unavailable or odd instruction address is detected as soon as the instruction address is used to fetch an instruction. These exceptions are described in the section on normal sequential operation.

If the new RSW for the program interruption has an unacceptable instruction address, another program interruption occurs. Since this second program interruption introduces the same unacceptable instruction address, a string of program interruptions is established. This string may be broken by an external or I/O interruption. If these interruptions also have an unacceptable new RSW, new supervisor inform key must be introduced by initial program loading or by manual intervention.

Transfer of information to and from main storage, other than to or from the central processing unit or via the direct control path, is referred to as input and output operation. An input/output (i/o) operation involves the use of an input/output device. Input/output devices perform i/o operations under control of control units, which are attached to the central processing unit (cpu) by means of channels.

This portion of the manual describes, from the programming point of view, the nature of i/o devices by the channels and the cpu. The programmed control procedures apply to all i/o operations and are independent of the type of i/o device, its speed, or its mode of operation.

Attachment of Input/Output Devices

Input/Output Devices

Input/output devices provide external storage and a source of communication between data processing systems or between a system and the external world. Input/output devices include such equipment as card readers-printers, magnetic tape units, direct storage devices (disk or drum), typewriter keyboard devices, printers, electro-mechanical devices and general control equipment.

Most types of i/o devices, such as printers, card equipment, or tape devices, deal directly with external documents, and these devices are physically distinguishable and identifiable. Other types consist only of electronic equipment and do not directly handle physical recording media. They also need to be turned adapters, for example, providing a direct-to-channel data transfer path, and therefore never leave a physical recording medium outside main storage; the new 2702 Transmission Control Handler, responsible of information between the data processing system and a remote station, and its input and output are signals on a transmission line. Furthermore, the equipment in this case may be time-shared on a number of concurrent operations, and it is denoted as a part only i/o device only during the time period associated with the operation on the corresponding remote station.

Input/output devices may be accessible from one or more channels. Devices accessible from one channel normally are attached to one control unit only. A device can be made accessible to two or more channels by switching it between two or more control units,

each attached to a different channel, or by switching the control unit between two or more channels.

Control Units

The control unit provides the logical capability necessary to operate and control an i/o device and adapts the characteristics of each device to the standard form of control provided by the channel.

All communication between the control unit and the channel take place over the i/o interface. The control unit accepts control signals from the channel, controls the timing of data transfer over the i/o interface, and provides indications concerning the status of the device.

The i/o interface provides an information format and a signal sequence common to all i/o devices. The interface consists of a set of lines that can connect a number of control units to the channel. Except for the signal used to establish priority among control units, all communications to and from the channel occur over a common bus, and any signal provided by the channel is available to all control units. At any one time, however, only one control unit is logically connected to the channel. The selection of a control unit for communication with the channel is controlled by a signal that passes serially through all control units and permits, sequentially, each control unit to respond to the signals provided by the channel. A control unit remains logically connected to the interface until it has transferred the information it needs or has, at the channel signal's it to disconnect, whichever occurs earlier.

The i/o device attached to the control unit may be designed to perform only certain limited operations. A typical operation is moving the recording medium and recording data. To accomplish these functions, the device needs detailed signal sequences peculiar to the type of device. The control unit decodes the commands received from the channel, interprets them for the particular type of device, and provides the signal sequence required for execution of the operation.

A control unit may be sensed separately or it may be physically and logically integral with the i/o device. In the case of most electromechanical devices, a well-defined interface exists between the device and the control unit because of the differences in the type of equipment the control unit and the device contain. These electromechanical devices often are of a type where only one device of a group is required to op-

erate at a time (magnetic tape units and disk access mechanisms, for example), and the control unit is shared among a number of I/O devices. On the other hand, in electronic I/O devices such as the channel-to-channel adapter, the control unit does not have an identity of its own.

From the user's point of view, most functions performed by the control unit can be merged with those performed by the I/O device. In view of this, the control unit normally is not identified, and execution of I/O operations is described in this manual as if the I/O devices communicated directly with the channel. Reference is made to the control unit only when a function performed by it is emphasized or when sharing of the control unit among a number of devices affects the execution of I/O operations.

Channels

The channel directs the flow of information between I/O devices and main storage. It relieves the user of the task of communicating directly with the devices and peer its data, proceeding to process concurrently with I/O operations.

The channel provides a standard interface for connecting different types of I/O devices to the CPU and to main storage. It accepts control information from the CPU in the format supplied by the program and changes it into a sequence of signals acceptable to a control unit. After the operation with the device has been initiated, the channel assembles or disassembles data and synchronizes the transfer of data bytes over the interface with main-storage cycles. To accomplish this, the channel maintains and updates an address and a count that describe the destination or source of data in main storage. When an I/O device provides signals that should be brought to the attention of the program, the channel again converts the signals to a format compatible to that used in the CPU.

The channel contains all the common facilities for the control of I/O operations. When these facilities are provided in the form of separate autonomous equipment designed specifically to control I/O devices, I/O operations are completely overlapped with the activity in the CPU. The only main-storage cycles required during I/O operations in such channels are those required to transfer data and control information to or from the final locations in main storage. These cycles do not interfere with the CPU program, except when both the CPU and the channel simultaneously attempt to refer to the same main storage.

Alternatively, the system may use to a greater or lesser extent the facilities of the CPU for controlling I/O devices. When the CPU and the channel share common

equipment, interference varies from delaying the CPU by occasional cycles to a complete lack of CPU activity, depending on the extent of sharing and on the I/O data rate. The sharing of the equipment, however, is accomplished automatically, and the program is not aware of CPU delays, except for an increase in execution time.

Mode of Operation

Data can be transferred between main storage and an I/O device in two modes: burst and multiplex.

In burst mode, the I/O device monopolizes all channel controls and stays logically connected to the CPU interface for the transfer of a burst of information. Only one device can be communicating with the channel during the time a burst is transferred. The burst can consist of a few bytes, a whole block of data, or a sequence of blocks with associated control and status information.

In multiplex mode, the facilities in the channel may be shared by a number of concurrent I/O operations. The multiplex mode causes all I/O operations to be split into short intervals of time, during which only a segment of information is transferred over the interface. The intervals associated with different operations are interrupted in response to demands from the I/O devices. The channel controls are occupied with one I/O operation only for the time required to transfer a segment of information. The segment can consist of a single byte of data, a few bytes of data, or a control segment such as initiation of a new operation or a status report from the device.

Short bursts of data can appear in both the burst and multiplex modes of operation. The distinction between a short burst occurring in the multiplex mode and an operation in the burst mode is in the length of the bursts. Whenever the burst causes the device to be connected to the channel for more than approximately 100 microseconds, the channel is considered to be operating in the burst mode.

Operation in burst and multiplex modes is different in that because of the way the channel responds to I/O instructions. A channel operating in the burst mode appears busy to new I/O instructions, whereas a channel operating in the multiplex mode is available for initiation of new operations. A channel that can operate in both modes determines its mode of operation by timeout. If such a channel happens to be communicating with an I/O device at the instant a new I/O instruction is issued, action on the instruction is delayed until the correct mode of operation is established. New I/O operations are initiated only after the channel has serviced all outstanding requests for data transfer. The previous I/O instructions.

Type of Channels

A system can be equipped with two types of channels: selector and multiplexor. Channels are classified according to the modes of operation they can sustain.

The channel facilities required for sustaining a single I/O operation are termed a *subchannel*. The *selector channel* consists of the channel storage used for recording the addresses, count, and key status and control information associated with the I/O operation. The mode in which a channel can operate depends upon whether it has one or more subchannels.

The selector channel has only one subchannel and operates only in the burst mode. The burst always extends over the whole block of data, or, when command chaining is specified, over the whole sequence of blocks. The selector channel cannot perform any multiplexing and therefore can be involved in only one data transfer operation at a time. In this situation, other I/O devices attached to the channel can execute operations not involving communication with the channel. When the selector channel is not executing an operation or a chain of operations and is not generating an interruption, it scans the selected devices for status information.

The multiplexor channel contains multiple subchannels and can operate in either multiple or burst mode. It can switch between the two modes at any time, and an operation on any one subchannel can occur partially in the multiples and partially in the burst mode.

When the multiplexor channel operates in multiplex mode, it can sustain a maximum one I/O operation per subchannel, provided that the total load on the channel does not exceed its capacity. In the program, each subchannel appears as an independent selector channel. When the multiplexed channel is not servicing an I/O device, it scans its devices for data and for interruption control.

When the multiplexor channel operates in burst mode, the subchannel associated with the burst operation monopolizes all channel facilities and appears to the program as a single selector channel.

The remaining subchannels on the multiplexor channel must remain dormant and cannot respond to devices until the burst is completed.

System Operation

I/O-oriented operations are initiated and controlled by information with three types of function instructions: commands, instructions, and controls. Instructions are decoded and executed by the channel, are part of the user program. Commands are decoded and executed by the channels, and initiate I/O operations, such as reading and writing. Both instructions and commands are

fetched from main storage and are executable by all types of I/O devices.

Functions peculiar to a device, such as rewinding tape or skipping a line in the printer, are specified by orders. Orders are decoded and executed by I/O devices. The execution of orders is initiated by a control command, and the associated control information is transferred to the device as data during the control operation or is specified in the modifier bits of the command code.

The user program initiates I/O operations with the instruction *start I/O*. This instruction identifies the device and causes the channel to fetch the channel address word (CAW) from a fixed location in main storage. The CAW contains the protection key and designates the location in main storage from which the channel subsequently fetches the first channel command word (CCW). The CCW specifies the command to be executed and the storage area, if any, to be used.

If the channel is not operating in burst mode and if the subchannel associated with the address in the device is not busy, the channel attempts to select the device by sending the address of the device to all attached control units. A control unit that recognizes the address connects itself logically to the channel and responds to the selection by returning the address. The channel subsequently sends the command code over the interface, and the device responds with a status byte indicating whether it can execute the command.

At this time, the execution of *start I/O* is terminated. The results of the attempt to initiate the execution of the command are indicated by setting the condition code in the program status word (PSW), and under certain conditions, by storing a portion of the channel status word (CSW).

If the operation is initiated at the device and its execution involves transfer of data, the subchannel is set up to keep it informed regarding the progress of the operation. In the case of operations that do not require any data to be transferred to or from the device, the device may signal the end of the operation immediately on receipt of the command code.

An I/O operation may involve transfer of data to one storage area, designated by a single CCW, or, when data chaining is specified, to a number of noncontiguous storage areas. In the latter case, a chain of CCWs is used, in which each CCW designates an area in main storage for the ongoing operation. The program can be notified of the progress of chaining by specifying that the channel interrupt the program upon fetching a new CCW.

Termination of the I/O operation normally is indicated by two conditions: channel-end and device-end. The channel-end condition indicates that the I/O device has received or provided all information associated with the operation and no longer needs channel facilities. The device-end signal indicates that the I/O device has terminated execution of the operation. The device-end condition can occur concurrently with the channel-end condition or later.

Operations that tie up the control unit after releasing channel facilities may, under certain conditions, cause a third type of signal. This signal, called control-unit-end, may occur only after channel-end and indicates that the control unit is available for initiation of another operation.

The conditions signalling the termination of an I/O operation can be brought to the attention of the program by I/O interruptions or, when the channel is masked, by programmed interrogation of the I/O device. In either case, these conditions cause stroking the CPU, which initiates additional information concerning the execution of the operation. At the time the channel-end condition is generated, the channel provides an address and a count that indicate the extent of main storage used. Both the channel and the device can provide indications of unusual conditions. The device-end and control-unit-end conditions can be accompanied by error indications from the device.

Facilities are provided for the program to initiate execution of a chain of commands with a single START I/O. When command chaining is specified, the receipt of the device-end signal causes the channel to fetch a new command and to initiate a new command at the device. A channel command is initiated by means of the service sequencer of signals over the I/O interface as the first command specified by START I/O. The conditions signalling the termination of an operation are not made available to the program when command chaining occurs.

Conditions that initiate I/O interruptions are asynchronous to the activity in the CPU, and more than one condition can occur at the same time. The channel and the CPU establish priority among the conditions so that only one interruption request is processed at a time. The conditions are preserved in the I/O devices and subchannels until accepted by the CPU.

Execution of an I/O operation or chain of operations thus involves up to four levels of participation. Even if for the effects of shared equipment, the CPU is tied in for the duration of execution of START I/O, which

lasts at most until the addressed I/O device responds to the first command. The subchannel is busy with the execution from the time the operation is initiated at the I/O device until the channel-end condition for the last operation of the command chain is accepted by the CPU. The control unit may remain busy after the subchannel has been released and may generate the control-unit-end condition when it becomes free. Finally, the I/O device is busy from the initiation of the first command until the device-end condition associated with the last operation is cleared. A pending device-end condition causes the associated device to appear busy, but does not affect the state of any other part of the system. A pending control-unit-end blocks communications through the control unit to any device attached to it, while a pending channel-end normally blocks all communications through the subchannel.

Compatibility of Operation

The organization of the I/O system provides for a uniform method of controlling I/O operations. The capacity of a channel, however, depends on its use and on the model to which it belongs. Channels are provided with different data-transfer capabilities, and an I/O device designed to transfer data only at a specific rate (a magnetic tape unit or a disk storage for example) can operate only on a channel that can accommodate at least this data rate.

The data rate a channel can accommodate depends also on the way the I/O operation is programmed. The channel can sustain its highest data rate when no data chaining is specified. Data chaining reduces the maximum allowable rate, and the extent of the reduction depends on the frequency at which new rows are fetched and on the address resolution of the first byte in the new row. Furthermore, since the channel may share main storage with the CPU and other channels, activity in the rest of the system affects the accessibility of main storage and, hence, the instantaneous load the channel can sustain.

In view of the dependence of channel capacity on programming and on activity in the rest of the system, maximization of the ability of a specific I/O configuration to function concurrently must be based on a consideration of both the data rate and the way the I/O operations are programmed. Two systems employ identical complements of I/O devices may be able to execute certain programs in common, but it is possible that other programs requiring, for example, data chaining, may not run on one of the systems.

Control of Input/Output Devices

The CPU controls I/O operations by means of four I/O instructions: START I/O, TEST I/O, HALT I/O, and CLEAR I/O.

The instruction TEST CHANNEL addresses a channel; it does not address an I/O device. The other three I/O instructions address a channel and a device on that channel.

Input/Output Device Addressing

An I/O device is designated by an I/O address. Each I/O address corresponds to a unique I/O device and is specified by means of an 11-bit binary number in the I/O instruction. The address identifies, for example, a particular magnetic tape drive, disk access mechanism, or transmission line.

The I/O address consists of two parts: channel address in the three high-order bit positions, and a device address in the eight low-order bit positions. The channel address specifies the channel on which the instruction applies; the device address identifies the particular I/O device in that channel. Any number in the range 9-255 can be used as a device address, providing facilities for addressing 255 devices per channel. The assignment of two addresses is:

Address	Description
070 xxxx xxxx	Devices on the multiplexer channel
071 xxxx xxxx	Device selected on channel 1
072 xxxx xxxx	Device selected on channel 2
073 xxxx xxxx	Device selected on channel 3
074 xxxx xxxx	Device selected on channel 4
075 xxxx xxxx	Device selected on channel 5
076 xxxx xxxx	Device selected on channel 6
077 xxxx xxxx	Unused

On the multiplexer channel the device address identifies the subchannel as well as the I/O device. A subchannel can be assigned a unique device address, or it can be referred to by a group of addresses. When more than one device address designates the same subchannel, the subchannel is called shared.

The following table lists the basic assignment of device addresses on the multiplexer channel. Addresses with a zero in the high-order bit position contain 8 subchannels that are not shared. The seven low-order bit positions of an address in this set identify one of 128 distinct subchannels. The presence of a one in the high-order bit position of the address indicates that the address refers to a shared subchannel. There are eight such shared subchannels, each of which may be shared by as many as 18 I/O devices. In addresses that designate shared subchannels, the four low-order bit positions identify the I/O device on the subchannel.

Address	Description
0000 0000	Unused
0111 1111	Device on shared subchannel 0
1000 xxxx	Device on shared subchannel 1
1001 xxxx	Device on shared subchannel 2
1010 xxxx	Device on shared subchannel 3
1011 xxxx	Device on shared subchannel 4
1100 xxxx	Device on shared subchannel 5
1101 xxxx	Device on shared subchannel 6
1110 xxxx	Device on shared subchannel 7
1111 xxxx	Device on shared subchannel 8

Shared Subchannels

Devices that do not share a subchannel

Devices on shared subchannel 0
Device on shared subchannel 1
Device on shared subchannel 2
Device on shared subchannel 3
Device on shared subchannel 4
Device on shared subchannel 5
Device on shared subchannel 6
Device on shared subchannel 7

Physically, the shared subchannels are the same as the first eight nonshared subchannels. In particular, the set of addresses 1000 xxxx refers to the same subchannel as the address 0000 0000, the set 1001 xxxx refers to the same subchannel as the address 0000 0001, etc., while the set 1111 xxxx refers to the same subchannel as the address 0000 0111. Thus, the installation of all eight sets of devices on the shared subchannels reduces the maximum possible number of devices that do not share a subchannel to 128.

For devices sharing a control unit (for example, magnetic tape units and the 2702 Transmission Control), the high-order bit positions of the device address identify the control unit. The number of bit positions in the common field depends upon the number of devices installed but is designed to accommodate 16 or the high-order bits of all addressed are common. Control units with more than 16 devices may be assigned noncontiguous sets of 16 addresses. The low-order bit positions of the address identify the device on the control unit.

When the control unit is designed to accommodate fewer devices than can be addressed with the common field, the control unit does not recognize the addresses not assigned to it. For example, if a control unit is designed to control devices having only bits 0000-1001 in the low-order positions, it does not recognize addresses containing 1010-1111 in these bit positions. However, when a control unit has fewer than 16 devices installed but is designed to accommodate 16 or more, it may respond to all 16 addresses and may indicate unit errors for the invalid addresses.

Devices sharing both a control unit and a subchannel (magnetic tape units, disk access mechanism) are always assigned as sets of 16 addresses, with four high-order bit positions. These addresses refer to the same subchannel even if the control unit does not recognize the whole set.

Input/output devices accessible through more than one channel have a distinct address for each path of communications. This address identifies the channel, subchannel, and the control unit. For devices sharing a control unit, the position of the address identifying

the device or the control unit is fixed and does not depend on the path of communications.

In models in which more than 128 subchannels are available, the shared subchannels can optionally be replaced by sets of unshared subchannels. When this option is implemented, the additional unshared subchannels are assigned sequential addresses starting at 128.

Except for the rules described, the assignment of device addresses is arbitrary. The assignment is made at the time of installation and normally is fixed.

Programming Notes

Shared subchannels are used with devices, such as magnetic tape units and disk access mechanisms, that share a control unit. For such devices, the sharing of the subchannel does not restrict the concurrency of I/O operations since the control unit permits only one device to be involved in a data transfer operation at a time.

The program can refer to a shared subchannel by addresses 0-7 or by one of the addresses assigned to the subchannel. No restrictions are imposed on the use of a shared subchannel. If the subchannel is available, the addressed device is selected, and the specified operation is performed, regardless of the control unit to which the device is attached.

Instruction Exception Handling

Before the channel is signaled to execute an I/O instruction, the instruction is tested for validity by the CPU. Exceptional conditions detected at this time cause a program interruption. When the interruption occurs, the current PC is stored as the old PC, and is replaced by a new PC. The interruption code in the old PC identifies the cause of the interruption.

The following exception may cause a program interruption:

Privileged Operation. An I/O instruction is encountered when the CPU is in the privileged state. The instruction is suppressed before the channel has been signaled to execute it. The new, the condition code in the new, and the state of the addressed subchannel and/or device remain unchanged.

States of the Input/Output System

The state of the I/O system identified by an I/O address depends on the collective state of the channel, subchannel, and I/O device. Each of these components of the I/O system can have up to four states, as far as the response to an I/O instruction is concerned. These states are listed in the following table. The name of the state is followed by its abbreviation and a brief definition.

STATE	DEFINITION
Available	A. None of the following states. B. Information pending in working subchannel.
Interrupt pending	W. Device over the channel.
Working	N. Device not operational.
Not operational	
S. CHANNEL	DEFINITION
Available	A. None of the following states. B. Information pending in working subchannel.
Interrupt pending	W. Subchannel executing an operation.
Working	N. Subchannel not operational.
Not operational	
C. SUBCHANNEL	DEFINITION
Available	A. None of the following states. B. Information immediately available from channel.
Interrupt pending	W. Channel operating in interrupt mode.
Working	N. Channel not operational.
Not operational	

A channel, subchannel, or I/O device that is available, that contains a pending interruption condition, or that is working, is said to be operational. The states of containing no interruption condition, working, or being not operational are collectively referred to as "not available."

In the case of the multiplexer channel, the channel and subchannel are easily distinguishable and, if the channel is operational, any combination of channel and subchannel states are possible. Since the selecting channel can have only one subchannel, the channel and subchannel are functionally coupled, and certain states of the channel are related to those of the subchannel. In particular, the working state can occur only once currently in both the channel and subchannel and, whenever an interruption condition is pending in the subchannel, the channel also is in the same state. The channel and subchannel, however, are not synonymous, and an interruption condition not associated with data transfer, such as attention or device ready, does not affect the state of the subchannel. Thus, the subchannel may be available when the channel has an interruption condition pending. Consistent designation between the subchannel and channel permits both types of channels to be covered uniformly by a single description.

The device referred to in the preceding table includes both the device proper and its controller. The same types of devices, such as magnetic tape units, the working and the interruptpending states can be caused by activity in the addressed device or control unit. A shared control unit imposes its state on all devices attached to the control unit. The states of the devices are not related to those of the channel and subchannel.

When the response to an I/O instruction is determined on the basis of the states of the channel and subchannel, the components further removed are not interrogated. Thus, ten composite states are identified.

as conditions for the execution of the ZC instruction. The composite state is identified in the following discussion by three alphabetic characters; the first character position identifies the state of the channel, the second identifies the state of the subchannel, and the third refers to the state of the device. Each character position can contain a Y , W , or X , denoting the state of the component. The symbol X in place of a letter indicates that the state of the corresponding component is not significant for the execution of the instruction.

Available (AWA): The addressed channel, subchannel, control unit, and I/O device are operationally unengaged in the execution of any previously initiated operations, and do not contain any pending interruption conditions.

Interruption Pending in Device (AWI) or Device Working (AWW): The addressed I/O device or control unit is executing a previously initiated operation or contains a pending interruption condition. The addressed subchannel and channel are available. These situations are possible:

1. The device is executing an operation after signaling the channel-end condition, such as rewinding tape or seeking on a disk file.
2. The control unit associated with the device is executing an operation after signaling the channel-end condition, such as backspacing file on a magnetic tape unit.
3. The device or control unit is executing an operation on another subchannel or channel.

4. The device or control unit contains the channel-end, control-unit-end, or attention condition in the selector channel; the channel-end condition associated with an operation terminated by MULTIO .

Device Not Operational (ANL): The addressed I/O device is not operational. A device appears not operational when no control unit recognizes the address. This occurs when the control unit is not provided in the system, when power is off in the control unit, or when the control unit has been logically switched off the I/O interface. For some types of devices, the non-operational state is indicated also when the addressed device is not installed on the control unit. The addressed subchannel and channel are available.

For devices such as magnetic tape units, the device appears operational as long as the control unit associated with the addressed device is operational. If the device is not installed or has been logically removed from the control unit, selection of the device for MULTIO or a command other than SC causes the unit-check indication.

Interruption Pending in Subchannel (ASL): An interruption condition is pending in the addressed sub-

channel because of the termination of the portion of the operation involving the use of channel facilities. The subchannel has information for a complete cycle. The termination condition can indicate termination of an operation at the addressed I/O device or at another device on the subchannel. In the case of the multiplexer channel, the channel is available. The state of the addressed device is not significant, except when user SC is addressed to the device associated with the terminated operation. The device associated with the terminated operation normally is in the interruption pending state.

On the selector channel if a sequence of an interruption condition in the subchannel immediately causes the channel to assign to it's condition the highest priority for I/O interruptions and, hence, leads to the state AWI .

Subchannel Working (AWX): The addressed subchannel is executing a previously initiated operation or chain of operations in the multiplex mode and has not yet reached the channel end for the last operation. All devices sharing the currently operating control unit appear in the working state by the shared subchannels, the states of devices not attached to the control unit are not known. The addressed channel is available.

The subchannel working state does not occur on the selector channel since all operations on the selector channels are executed in the burst mode and cause the channel to be in the working state (WWS).

Subchannel Not Operational (ANX): The addressed subchannel on the multiplexer channel is not operational. A subchannel is not operational when it is not provided to the system. The channel is unavailable. This state cannot occur on the selector channel.

Interruption Pending in Channel (ZXX): The addressed channel has established valid. If device will cause the next ZC interruption from this channel. The state where the channel contains a pending interruption condition is distinguished only by the instruction just executed. This instruction does not cause the subchannel and I/O device to be interrupted. The other I/O instructions consider the channel available when it contains a pending interruption condition.

Channel Working (WXX): The addressed channel is operating in the ZC mode. In the case of the multiplexer channel, a burst of bytes is currently being handled. In the case of the selector channel, an operation or a chain of operations is currently being executed and the channel end for the last operation has not yet been reached. The state of the addressed device and, in the case of the multiplexer channel, of the subchannel are not significant.

Channel Not Operational (NXX): The addressed channel is not operational, or the channel address in the instruction is invalid. A channel is not operational when it is not perceived in the system or when it has been switched to the test mode. The states of the addressed *yo* device and subchannel are not significant.

Resetting of the Input/Output System

Two types of resetting can occur in the *yo* system. The reset states overlap the hierarchy of states distinguished for the purpose of responding to the error during the execution of *yo* instructions. Resetting terminates the current operation, disconnects the device from the channel and may place the device in certain modes of operation. The meaning of the two reset states for each type of *yo* device is specified in the System Reference Library (SRL) publication for the device.

System Reset

The system reset function is performed when the system-reset key is pushed, when initial program loading is performed, or when a system power sequence is completed.

System reset causes the channel to terminate operations on all subchannels. Status information and interruption conditions in the subchannels are reset, and all operational subchannels are placed in the available state. The channel sends the system-reset signal to all *yo* devices attached to it.

If the device is currently communicating over the *yo* interface, the device immediately disconnects from the channel. Data transfer and any operation using the facilities of the control unit are immediately terminated, and the *yo* device is not necessarily positioned at the beginning of a block. Mechanical motion not involving the use of the control unit, such as rewinding magnetic tape or positioning a disk access mechanism, proceeds to the normal stopping point, if possible. The device remains unavailable until the termination of mechanical motion or the inherent cycle of operation, if any, whereupon it becomes available. Status information in the device and control unit is reset, and no interruption condition is generated upon completing the operation.

A channel not accessible by more than one channel is reset if it is currently associated with a channel on the *ctr* generating the reset.

Malfunction Reset

The malfunction-reset function is performed when the channel detects equipment malfunctioning

Execution of malfunction reset in the channel depends on the type of error and the model. It may cause all operations in the channel to be terminated and all operational subchannels to be reset to the available state. The channel may send either the malfunction-reset signal to the device connected to the channel at the time the malfunctioning is detected, or channels sharing common equipment with the *ctr* may send the system-reset signal to all devices attached to the channel.

When the channel signals malfunction reset over the interface, the device immediately disconnects from the channel. Data transfer and any operation using the facilities of the control unit are immediately terminated, and the *yo* device is not necessarily positioned at the beginning of a block. Mechanical motion not involving the control unit, such as rewinding magnetic tape or positioning a disk access mechanism, proceeds to the normal stopping point, if possible. The device remains unavailable until the termination of mechanical motion or the inherent cycle of operation, if any, whereupon it becomes available. Status information associated with the addressed device is reset, but an interruption condition may be generated upon completing any mechanical operation.

When a malfunction reset occurs, the program is selected by an *yo* interruption or, when the malfunction is detected during the execution of an *yo* instruction, by the setting of the condition code. In either case the *ctr* identifies the condition. The device addressed by the *yo* instruction or the device identified by the *yo* interruption, however, is not necessarily *ctr*-owned placed in the malfunction-reset state. In channels sharing common equipment with the *ctr*, malfunctioning detected by the channel may be indicated by a machine-check interrupting, in which case a raw *ctr* is not stored and a device is not identified. The method of identifying malfunctioning depends upon the model.

Condition Code

The results of certain tests by the channel and device, and the assigned state of the addressed unit at the *yo* system are used during the execution of an *yo* instruction to set one of four condition codes in bit positions 34 and 35 of the *ctr*. The condition code is set at the time the execution of the instruction is completed, that is, the time the *ctr* is released to proceed with the next instruction. The condition code indicate whether or not the channel has performed the function specified by the instruction and, if not, the reason for the rejection. The code can be used for *ctr*-owner making by subsequent branch-on-condition operations.

The following table lists the conditions that are identified and the corresponding condition codes for each instruction. The states of the system and their abbreviations are defined in "States of the Input/Output System." The digits in the table represent the numeric value of the code. The instruction user I/O can set code 0 or 1 for the **AAK** state, depending on the type of operation that is initiated.

CONDITIONS	CONDITION CODE FROM START-UP TEST STATE			
	Y/A	I/O	C/A	CSW
Available	AAA	0	1*	0
Device busy pending	AAI	1*	1*	0
Device working	AAW	1*	1*	0
Device not operational	AAK	3	3	0
Interrupt pending on subchannel	AIX			
For the addressed device		0	1*	0
For a master device		2	2	0
Subchannel working	AWX	2	2	1*
Subchannel not operational	ANX	3	3	0
Interruption pending on channel	IXX	see notes below		1
Channel working	WDX	2	2	2
Channel not operational	NDX	3	3	2
Error				
Channel equipment error		1*	1*	1*
Channel programming error		1*	—	—
Device error		1*	1*	—

*The CSW or Y/A status pointer is used as location 01 during execution of the instruction.

- The result of which may be identified during execution of the instruction.

Note: For the purpose of executing START I/O, TEST I/O, and HALT I/O, a channel containing a pending interruption condition ignores the same as an available channel, and the condition code for the DXX state and the same as for the AAA state where the X's represent the state of the subchannel and the device. As an example, the condition code for the DAK state is the same as for the AAK state.

The available condition is indicated only when no errors are detected during the execution of the I/O instruction. When a programming error occurs in the information placed in the CSW or CSW and the addressed channel or subchannel is working, either condition code 1 or 2 may be set, depending upon the model. Similarly, either code 1 or 3 may be set when a programming error occurs and a part of the addressed I/O system is not operational.

When a subchannel on the multiplexed channel contains a pending interruption condition (state AXX), the I/O device associated with the channel, if operational normally is in the "Interruption-pending" state. When the channel detects during execution of **TEST I/O** that the device is not operational, condition code 3 is set. Similarly, condition code 3 is set when state Y/A is addressed to a subchannel in the working state and operating in the multiple mode (state AWX), but the device turns out to be not operational. The not operational state is both situations can be caused

by operator intervention or by equipment malfunction and, for state Y/A, may occur when the subchannel is addressed to a controller other than the one currently operating.

The error conditions listed in the preceding table include all equipment or programming errors detected by the channel or the I/O device during execution of the I/O instruction. Except for channel equipment errors, in which case the CSW may be stored, the status portion of the CSW identifies the error. Three types of errors can occur:

Channel Equipment Error: The channel can detect the following equipment errors during execution of START I/O, TEST I/O, and HALT I/O:

1. The device indicates that the channel received on the interface during initial selection either has a parity error or is not the same as the one the channel sent out. Some device other than the one addressed may be malfunctioning.

2. The unit-status byte that the channel received on the interface during initial selection has a parity error.

3. A signal from the I/O device occurred during initial selection at an invalid time or for an invalid duration.

4. The channel detected an error in its control equipment.

The channel may perform the malfunction-test function, depending on the type of error and the model. If a CSW is stored, channel control check or interface control check is indicated depending on the type of error.

Channel Programming Errors: The channel can detect the following programming errors during execution of START I/O:

1. Invalid CSW address in CSW
2. Invalid CSW address specification in CSW
3. Invalid storage protection key in CSW
4. Invalid CSW format
5. First CSW specifies transfer to channel
6. Invalid command code in first CSW
7. Initial data address exceeds addressing capacity of model
8. Invalid record in first CSW
9. Invalid format of first CSW


The CSW indicates program check.

Device Error: Programming or equipment errors detected by the device during the execution of START I/O are indicated by unit check or unit exception in the CSW. The instruction user I/O can cause unit check to be generated.

The conflicting responsibilities for unit check and unit exception for each type of I/O device are detailed in the user publication for the device.

Instruction Format

All I/O instructions use the following as format:



Bit positions 8-15 of the instruction are ignored. The content of the R₁, R₂ field designates a register. The sum obtained by the addition of the content of register R₁ and content of the D₁ field identifies the channel and the I/O device. This sum has the format:



Bit positions 0-7 are not part of the address. Bit positions 8-20, which constitute the higher-order portion of the address, are ignored. Bit positions 21-23 of the sum contain the channel address, while bit positions 24-31 identify the device on the channel, and, on the multiplex channel, the subchannel.

Instructions

The nomenclature, format, and operation codes of the I/O instructions follow. The table also indicates that all I/O instructions cause program interruption when they are encountered in the program state, and that all I/O instructions set the condition code.

NAME	OPERAND	TYPE	DESCRIPTION	CODE
Start I/O	SIO	SI, C	M	90
Test I/O	TIO	SI, C	M	91
Take I/O	TIO	SI, C	M	92
Test Cleared	TTC	SI, C	M	93

Notes

- C Condition code is set
- SI Privileged operation, execution

Programming Note

The instructions START I/O, TEST I/O, and TAKE I/O may cause a COW to be stored. To prevent the contents of the COW stored by the instruction from being destroyed by an immediately following I/O interruption, all channels must be masked before issuing START I/O, TEST I/O, or TAKE I/O and must remain masked until the information in the COW provided by the instruction has been used upon or stored elsewhere for later use.

Start I/O

SIO SI



A write, read, read backward, control or sense operation is initiated at the addressed I/O device and sub-channel. The instruction START I/O is executed only when the CPU is in the supervisor state.

Bit positions 21-31 of the sum located by the addition of the content of register R₁ and the content of the D₁ field identify the channel, subchannel, and I/O device to which the instruction applies. The COW at location 72 contains the protection key for the subchannel and the address of the last row. The COW is examined specifies the operation to be performed, the memory area to be used, and the action to be taken when the operation is completed.

The I/O operation specified by START I/O is initiated if the addressed I/O device and subchannel are available, the channel is available or is in the interrupt-pending state, and errors or exceptional conditions have not been detected. When the addressed part of the I/O system is in any other state or when the channel or device detects any error or exceptional condition during execution of the instruction, the I/O operation is not initiated.

When any of the following conditions occurs, START I/O causes the status portion, bit positions 32-47, of the COW at location 64 to be replaced by a new set of status bits. The status bits pertain to the device addressed by the instruction. The contents of the other fields of the COW at location 64 are not changed.

1. An immediate operation was executed, and no command chaining is taking place. An operation is called immediate when the I/O device signals the channel and condition immediately on receipt of the command code. The COW contains the channel and bit and any other indications provided by the channel or the device. The busy bit is off. The I/O operation has been initiated, but no information has been transferred to or from the storage area designated by the COW. No interruption conditions are generated at the device or subchannel, and the subchannel is available for a new I/O operation.

2. The I/O device contains a pending interrupt condition due to device end of attention, or the com-

tral unit contains a pending channel end or control unit end for the addressed device. The **csw** unit-status field contains the busy bit, identifies the interrupt condition, and may contain other bits provided by the device or control unit. The interruption condition is cleared. The channel-status field contains zeros.

3. The I/O device or the control unit is executing a previously initiated operation, or the control unit has pending channel end or control unit end for a device other than the one addressed. The **csw** unit-status field contains the busy bit or, if the control unit is busy, the busy and status-modifier bits. The channel-status field contains zeros.

4. The I/O device or channel detected an equipment programming error during execution of the instruction. The channel-end and busy bits are off, unless the error was detected after the device was selected and was found to be busy, in which case the busy bit, as well as any bits indicating pending interruption conditions, are on. The interruption conditions indicated in the **csw** have been cleared at the device. The **csw** identifies the error condition. The I/O operation has not been finished. No interruption conditions are generated at the I/O device or subchannel.

Resolving Condition Codes:

0. I/O operation initiated, and channel proceeding with its execution
1. **csw** stored
2. Channel or subchannel busy
3. Not operational

Program Interruptions: Privileged operation.

Programming Note:

When a programming error occurs and the addressed device contains an interruption condition, with the channel and subchannel in the available state, status I/O may or may not clear the interruption condition, depending on the type of error and the model. If the instruction has caused the device to be interrupted, as indicated by the presence of the busy bit in the **csw**, the interruption condition has been cleared, and the **csw** contains program check, as well as the status from the device.

Test I/O

mnemonic: **ST**

9B	[REDACTED]	B ₁	B ₂

The state of the addressed channel subchannel, and device is indicated by setting the condition code in the **csw** and, under certain conditions, by setting the **csw**. Pending interrupt conditions may be cleared.

The instruction test I/O is executed only when the **mnemonic** is in the supervisor state.

Bit positions 21-31 of the sum formed by the addition of the content of register B₁ and the content of the D₁ field identify the channel, subchannel, and I/O device to which the instruction applies.

When any of the following conditions is detected, test I/O causes the content location 04 to be stored. The content of the **csw** pertains to the I/O device addressed by the instruction.

1. The subchannel contains a pending interruption condition due to a terminated operation at the addressed device. The interruption condition is cleared. The strobe key, command address, and count fields contain the final values for the I/O operation, and the status may include other bits provided by the channel and the device. The interruption condition in the subchannel is not cleared, and the **csw** is not stored if the interruption condition is associated with an operation on a device other than the one addressed.

2. The I/O device contains a pending interruption condition due to device end or attention, or the control unit contains a pending channel end or control unit end for the addressed device. The **csw** unit-status field identifies the interruption condition and may contain other bits provided by the device or control unit. The interruption condition is cleared. The busy bit in the **csw** is off. The other fields of the **csw** contain zeros.

3. The I/O device or the control unit is executing a previously initiated operation or the control unit has pending channel end or control unit end for a device other than the one addressed. The **csw** unit-status field contains the busy bit or, if the control unit is busy, the busy and status-modifier bits. Other fields of the **csw** contain zeros.

4. The I/O device or channel detected an equipment error during execution of the instruction. The **csw** identifies the error condition. No interruption conditions are generated at the I/O device or the subchannel.

When test I/O is used to clear an interruption condition from the subchannel and the channel has not yet received the condition from the device, the instruction causes the device to be selected and the interruption condition in the device to be reset. During certain I/O operations, some types of devices cannot provide their current state as a response to test I/O. The tape control unit, for example, is in such a state when it has provided the channel end condition and is executing the backspace file operation. When test I/O is issued in a control unit in such a state, the unit status field of the **csw** contains the busy and

status-modified bits, with zeros in the other *csw* fields. The interruption condition in the device and in the subchannel is not cleared.

On some types of devices such as the 2702 Transmission Control, the device never provides its current status in response to *TEST I/O*, and an interruption condition can be cleared only by permitting an *I/O* interruption. When *TEST I/O* is issued to such a device, the unit-status field contains the status-modified bit. The interruption condition in the device and in the subchannel, if any, is not cleared.

However, at the time the channel assigns the highest priority for interruptions to a condition associated with an operation at the subchannel, the channel accepts the status from the device and clears the corresponding condition at the device. When *TEST I/O* is addressed to a device for which the channel has already accepted the interruption condition, the device is not selected, and the condition in the subchannel is cleared regardless of the type of device and its present state. The *csw* contains unit status and other information associated with the interruption condition.

Resulting Condition Code:

- 0 Available
- 1 *csw* stored
- 2 Channel or subchannel busy
- 3 Not operational

Program Interruptions: Privileged operation.

Programming Notes

Masking of channels provides the program a means of controlling the priority of *I/O* interruptions selectively by channels. The priority of devices attached on a channel is fixed and cannot be controlled by the program. The instruction *TEST I/O* permits the program to clear interruption requests selectively by *I/O* devices.

When a *csw* is stored by *TEST I/O*, the interface control-check and channel-control check indications may be due to a condition already existing in the channel or due to a condition created by *TEST I/O*. Similarly, prevention of the unit-check bit in the absence of channel-end, control-unit-end, or device-end bits may be due to either a condition created by the preceding operation or an equipment error detected during the execution of *TEST I/O*.

Half1|O

(NO = 5)

st	xx	xx	xx	b ₁	xx	D ₁	xx
x	x	x	x	x	x	x	x

Execution of the current *I/O* operation at the addressed subchannel or channel is terminated. The subsequent state of the subchannel depends on the type of channel. The *csw* may be stored. The instruction *HALF1|O* is executed, only when the *csw* is in the supervisor state.

Bit position 31,31 of the sum formed by the addition of the content of register B and the content of the D field identify the *I/O* device to whose subchannel or channel the instruction applies.

When *HALF1|O* is issued to a channel operating in the burst mode, data transfer for the burst operation is terminated and the device performing the burst operation is immediately disconnected from the channel. The subchannel and *I/O* device address in the instruction is ignored. When the instruction is issued to the multiplexor channel operating in the multiples mode and the addressed subchannel is working, data transfer for the current operation on the subchannel is terminated. In this case the channel uses the device address appearing in the instruction to identify the subchannel and select the device on the *I/O* interface. The address of the device on the subchannel is valid during, including the control-unit demands to the address.

The termination of an operation by *HALF1|O* or the selector channel causes the channel and subchannel to be placed in the interruption-pending state. The interruption condition is generated without recoupling the channel-end signal from the device. When *HALF1|O* causes an operation on the multiblock aligned to be terminated, the subchannel remains in the working state until the device provides the next status byte, whereupon the subchannel is placed in the interruption-pending state.

The control unit associated with the terminated operation remains unavailable for a new *I/O* operation until the data-leading portion of the operation in a control unit is terminated, whereupon it generates the channel-end condition. It may end may be generated at the normal time for the operation, earlier, or later, depending upon the operation and type of device. The *I/O* device executing the terminated operation remains in the working state until termination of the inherent cycle of the operation, at which time device end is generated. If blocks of data at the device are defined, such as reading on magnetic tape, the reading medium is advanced to the beginning of the next block.

If the control unit is shared, all devices attached to the control unit appear in the working state until the channel and condition is accepted by the *csw*. The states of the other devices, however, are not permanently affected. Operations such as rewinding magnetic tape or positioning a disk access mechanism are

not interrupted, and any pending attention and device-end conditions in these devices are not reset.

When any of the following conditions occurs, `DATA I/O` causes the status portion, bit positions 32-47, of the `CSW` at location 04 to be replaced by a new set of status bits. The status bits pertain to the channel addressed by instruction. The contents of the other fields of the `CSW` at location 04 are not changed. The extent of data transfer and the conditions of termination of the operation at the subchannel are provided in the `CSW` associated with the termination.

1. The device on the addressed subchannel, currently involved in data transfer in the multiplex mode has been signaled to terminate the operation. The new contains zeros in the status field.

2. The addressed subchannel on the multiplexor channel is working, and no burst operation is in progress, but the control unit or the `TCU` device is executing a type of operation or is in such a state that it cannot accept the halt `I/O` signal. The device has not been signaled to terminate the operation, but the subchannel has been set up to signal termination to the device the next time the device requests or offers a byte of data. The `CSW` `INT` status field contains the busy and status-modifier bits. The channel status field contains zeros.

3. The channel detected an equipment malfunction during the execution of `DATA I/O`. The status bits in the `CSW` identify the error condition. The state of the channel and the progress of the `I/O` operation are unpredictable.

When the subchannel on the multiplexor channel is started and no burst operation is in progress, `DATA I/O` causes the operation to be terminated as long as the instruction is addressed to a device on the currently working control unit. If another device is addressed, a malfunction has occurred, or the operator has changed the state of the operating control unit, no device may recognize the address. If the device appears not operational during execution of `DATA I/O`, condition code 3 is set, and the subchannel is set up to signal termination to the device the next time the device offers or requests a byte of data.

Requesting Condition Code:

- 0 Channel and subchannel not working
- 1 `CSW` stored

2 Burst operation terminated

3 Not operational


Processor Interruption: Privileged operation.

Preemptive Mode:

The instruction `DATA I/O` provides the program a means of terminating service operation before all data specified in the operation have been transferred. It permits the program to immediately free the selected channel for an operation of higher priority. On the multiplexor channel, `DATA I/O` provides a means of controlling real-time operations and permits the program to terminate data transmission on a channel selection line.

Test Channel:

`TCR = 31`



The condition code in the `CSW` is set to indicate the state of the addressed channel. The state of the channel is not affected, and no action is caused. The instruction `TEST CHANNEL` is executed only when the CPU is in the supervisor state.

Bit positions 21-29 of the sum formed by the addition of the content of register `B1` and the content of the `D1` field identify the channel to which the instruction applies. Bit positions 30-31 of the address are ignored.

The instruction `TEST CHANNEL` inspects only the state of the addressed channel. It tests whether the channel is operating in the burst mode, is aware of any outstanding interruption conditions from its devices, or is not operational. When none of these conditions exists, the available state is indicated. No device is selected, and, on the multiplexor channel, the subchannels are not interrogated.

Resulting Condition Code:

- 0 Channel available
- 1 Interruption pending in channel
- 2 Channel operating in burst mode
- 3 Channel not operational

Execution of Input/Output Operations

The channel can execute six commands:

Write

Read

Read backward

Chaining

Scan

Transfer in channel

Each command except transfer in channel initiates a corresponding I/O operation. The term "I/O operation" refers to the activity initiated by a command in the I/O device and subchannel 1. The subchannel is involved with the execution of the operation from the initiation of the command until the channel end signal is received or, in the case of connected chaining, until the device end signal is received. The operation in the device lasts until device end occurs.

Blocking of Data

Data recorded on an external document may be divided into blocks. A block of data is defined for each type of I/O device as the amount of information recorded in the interval between adjacent starting and stopping points of the device. The length of a block depends on the documents; for example, a block can be a card, a line of printing, or the information recorded between two consecutive gaps on tape.

The maximum amount of information that can be transferred in one I/O operation is one block. An I/O operation is terminated when the associated storage area is exhausted or the end of the block is reached, whichever occurs first. For some operations, such as writing on a magnetic tape in line mode or inquiry station, blocks are not defined, and the amount of information transferred is controlled only by the program.

Channel Address Word

The channel address word (CAW) specifies the storage protection key and the address of the first COW associated with START I/O. It appears at location 72. The channel refers to the CAW only during the execution of START I/O. The pertinent information thereafter is stored in the channel, and the program is free to change the content of the CAW. Fetching of the CAW by the channel does not affect the contents of location 72.

The CAW has the following format:

Key	0000	Control Address
-----	------	-----------------

The fields in the CAW are allocated for the following purposes:

Protection Key: Bits 0-3 form the storage protection key for all commands associated with START I/O. This key is matched with a storage key whenever data are placed in storage.

Command Address: Bits 8-31 designate the location of the first COW in main storage.

Bit positions 4-7 of the COW must contain zeros. When the protection feature is not implemented, the protection key must be zero. The three low-order bits of the command address must be zero to specify the COW in integral boundaries for double words. If any of these restrictions is violated or if the command address specifies a location outside the main storage of the particular installation, START I/O causes the status portion of the COW to be stored with the program-clock bit on. In this event, the I/O operation is not initiated.

Channel Command Word

The channel command word (COW) specifies the command to be exerted and, for commands initiating I/O operations, it designates the storage area associated with the operation and the action to be taken whenever the operation is completed. The COW's can be located anywhere in main storage and more than one may be associated with a single I/O. The channel refers to a COW in main storage only once, whereupon the pertinent information is stored in the channel.

The first COW is fetched during the execution of START I/O. Each additional COW in the chain is obtained when the operation has progressed to the point where the additional COW is needed. Fetching of the COW's by the channel does not affect the contents of the location in main storage.

The COW has the following format:

Command Code	Data Address							
Start	0000	0000	0000	0000	0000	0000	0000	0000

The fields in the COW are allocated for the following purposes:

Command Order: Bits 0-7 specify the operation to be performed.

Data Address: Bits 8-31 specify the location of an eight-bit byte in main storage. It is the first location referred to in the area designated by the COW.

Chain Data Flag: Bit 32, when one, specifies chaining of data. It causes the storage area designated by the next COW to be used with the current operation. When bit 32 is zero, the current control word is the last one for the operation.

Chain-Command Flag: Bit 32, when one and when the chain-data flag is off, specifies chaining of commands. It causes the operation specified by the command code in the next *csw* to be initiated on completion of the current operation. When bit 33 is zero or when the *cc* flag is one, the next *csw* does not specify a new command.

Suppressed-Length-indication Flag: Bit 34 controls whether an incorrect length condition is to be indicated to the program. When this bit is one and the *cc* flag is off in the last *csw* used, the incorrect-length indication is suppressed. If the *csw* has the *cc* flag on, command chaining takes place. Absence of the *sl* flag, or the presence of the *cc* flag, causes the program to be notified of the incorrect-length condition when it occurs.

Skip Flag: Bit 35, when one, specifies suppression of transfer of information to storage during a read, read-backward, or sense operation. When bit 35 is zero, normal transfer of data takes place.

Program-Controlled-Interrupt Flag: Bit 36, when one, causes the channel to generate an interrupt condition upon terminating the *csw*. When bit 36 is zero, normal operation takes place.

Count: Bits 48-63 specify the number of eight-bit byte locations in the storage area designated by the *csw*.

Bit positions 57-60 of every *csw* other than one specifying transfer in channel must contain zeros. Violation of this restriction generates the program check condition. When the first *csw* designated by the *csw* does not contain the required zeros, the *io* operation is not initiated, and the status portion of the *csw* with the program-check indication is saved during execution of each *csw*. Detection of this condition during data chaining causes the *io* device to be signaled to terminate the operation. When the absence of these zeros is detected during command chaining, the new operation is not initiated, and no interruption condition is generated.

The *cc* and bit position 40-47 of the *csw* is ignored.

Command Code

The command code in the *csw* specifies to the channel and the *io* device the operation to be performed.

The two low-order bits (*cc*, when these bits are 00, the four low-order bits of the command code) identify the operation to the channel. The channel distinguishes among the following five operations:

Output forward (write, control)

Input forward (read, sense)

Input backward (read backward)

Branching (transfer in channel)

The channel ignores the high-order bits of the command code.

Commands that initiate *in* operations (write, read, read-backward, control, and sense) cause all eight bits of the command code to be transferred to the *io* device. In these command codes, the high-order bit positions contain modifier bits. The modifier bits specify to the device how the command is to be executed. They may cause, for example, the device to compare data received during a write operation with data previously recorded, and they may specify such conditions as recording density and polarity. For the control command, the modifier bits may contain bit-order code specifying the control function to be performed. The meaning of the modifier bits depends on the type of *io* device and is specified in the *io* publication for the device.

The command code assignment is listed in the following table. The symbol *x* indicates that the bit position is ignored, or identifies a modifier bit.

CODE	FUNCTION
xxxx 0 000	Read
xxxx 0 001	Write
xxxx 1 000	Forward Read
xxxx 1 001	Forward Read
xxxx 0 010	Write
xxxx 0 011	Read
xxxx 0 111	Control

Whenever the channel detects an invalid command code during the initiation of a command, the program check condition is generated. When the first *csw* designated by the *csw* contains an invalid command code, the status portion of the *csw* with the program-check indication is saved during execution of each *csw*. When the invalid code is detected during command chaining, the *csw* operation is not initiated, and an interruption condition is generated. The command code is ignored during data chaining, unless it specifies transfer in channel.

Definition of Storage Area

The main storage area associated with an *io* operation is defined by *csw*'s. A *csw* defines an area by specifying the address of the first eight-bit byte to be transferred and the number of consecutive eight-bit bytes contained in the area. The address of the first byte appears in the data-address field of the *csw*. The number of bytes contained in the storage area is specified in the count field.

In write, read, control, and sense operations storage locations are used in ascending order of addresses. As information is transferred to or from main storage, the content of the address field is incremented, and the content of the count field is decremented. The read-backward operation causes data to be placed in stor-

are in a descending order of addresses, and both the count and the address are stepped down. When the count is any open channel zero, the storage area defined by the *caw* is exhausted.

Any memory location provided in the system can be used to transfer data to or from an I/O device, provided that during an input operation, the location is not prefetched. Similarly, the *caw's* can be specified in any part of available main storage. When the channel attempts to store data at an unselected location, the protection check condition is generated, and the device is signaled to terminate the operation.

When the channel refers to a location not provided in the system, the program-check condition is generated. When this condition occurs because the first *caw* designated by the *caw* contains a data address exceeding the addressing capacity of the model, the I/O operation is not initialized, and the status portion of the *caw* with the program-check indication is stored during execution of START I/O. Invalid data addresses detected after initiation of the operation or detection of an invalid *caw* address during chaining, is indicated to the program with the program check conditions at the termination of the operation or chain of operations.

During an output operation, the channel may fetch data from main storage ahead of the time the I/O device requests the data. As many as 16 bytes may be prefetched and buffered. Similarly, on data chaining during an output operation, the channel may fetch the next *caw* when as many as 16 bytes remain to be transferred under the control of the current *caw*. When the I/O operation uses data and *caw's* from location near the end of the available storage, such prefetching may cause the channel to refer to locations that do not exist. Invalid addresses detected during prefetching of data or *caw's* do not affect the execution of the operation and do not cause error indications until the I/O operation actually attempts to use the location. If the operation is terminated by the I/O device or by user I/C before the invalid information is detected, the condition is not brought to the attention of the program.

Storage addresses do not wrap around to location 0 unless the system has the maximum addressable storage (18.12 MB bytes). When the maximum addressable storage is provided, location 0 follows location 16,777,515 and, on reading backward, location 16,777,515 follows location 0.

The count field in the *caw* can specify any number of bytes up to 65,535. Except for a *caw* specifying transfer in channel, it may not contain the value zero. Whenever the count field in the *caw* initially contains a zero, the program check condition is generated. When this occurs in the first *caw* designated by the

caw, the operation is not initiated, and the status portion of the *caw* with the program-check indication is stored during execution of START I/O. When a count of zero is detected during data chaining, the I/O device is signaled to terminate the operation. Detection of a count of zero during command chaining bypasses initiation of the new operation and generates no interrupt on condition.

Chaining

When the channel has performed the transfer of information specified by a *caw*, it can continue the activity initiated by START I/O by fetching a new *caw*. The fetching of a new *caw* upon the exhaustion of the current *caw* is called chaining, and the *caw*'s belonging to such a sequence are said to be chained.

Chaining takes place only between *caw*'s located in successive double-word locations in storage. It proceeds in an ascending order of addresses; that is, the address of the new *caw* is obtained by adding eight to the address of the current *caw*. Two chains of *caw*'s located in noncontiguous storage areas can be coupled for chaining purposes by a transfer in channel command. All *caw*'s in a chain apply to the I/O device specified in the original START I/O.

Two types of chaining are provided: chaining of data and chaining of commands. Chaining is controlled by the chain-data (CD) and chain-command (CC) flags in the *caw*. These flags specify the action to be taken by the channel upon the exhaustion of the current *caw*. The following table is used:

CD	CC	Action
0	0	No chaining. The current <i>CSEN</i> is the last.
0	1	Command chaining.
1	0	Data chaining.
1	1	Data chaining.

The specification of chaining is effectively propagated through a transfer in channel command. When in the process of chaining a transfer-in-channel command is fetched, the *caw* designated by the transfer in channel is used for the type of chaining specified in the *caw* preceding the transfer in channel.

The CD and CC flags are ignored in the transfer in channel command.

Data Chaining

During data chaining, the new *caw* fetched by the channel defines a new storage area for the original I/C operation. Execution of the operation at the I/O device is not affected. Data chaining occurs only when all data bytes specified by the current *caw* have been transferred to or from the device and causes the operation to continue, using the storage area designated by the new

area, the content of the command-area field of the new COW is ignored unless it specifies transfer in channel.

Data chaining is considered to occur immediately after the last byte of data designated by the current COW has been transferred to or from the device. When the last byte has been placed in main storage or accepted by the device, the new COW takes over the control of the operation and replaces the pertinent information in the subchannel. If the device sends chain and after exhausting the count of the current COW but before transferring any data to or from the storage area designated by the new COW, the COW associated with the termination identifies the new COW.

If programming errors are detected in the new COW or during its fetching, the program-check condition is generated, and the device is signaled to terminate the operation when it attempts to transfer data designated by the new COW. If the device signals the chain-end condition before transferring any data designated by the new COW, program check is indicated in the COW associated with the termination. Unless the address of the new COW is invalid or programming errors are detected in an intervening transfer-in-channel command, the content of the COW pertains to the new COW. A data address referring to a nonsector word or, on reading, to a protected area causes an error indication only after the I/O device has attempted to transfer data to or from the invalid location, but an address exceeding the addressing capacity of the model is detected immediately upon fetching the COW.

Data chaining during an input operation causes the new COW to be fetched when all data designated by the current COW have been placed in main storage. On an output operation, the channel may fetch the new COW from main storage ahead of the time data chaining occurs. The earliest such prefetching may occur is when 10 bytes still remain to be transferred under the control of the current COW. Any programming errors in the prefetched COW, however, do not affect the execution of the operation until all data designated by the current COW have been transferred to the I/O device. If the device terminates the operation before all data designated by the current COW have been transferred, the conditions associated with the prefetched COW are not indicated to the program.

Only one COW describing a data area may be prefetched and buffered in the channel. If the prefetched COW specifies transfer in channel, only one more COW is fetched before the exhaustion of the current COW.

Programming Notes

Data chaining permits information to be transferred as it is transferred between main storage and the I/O

device. Data chaining also permits a block of information to be transferred to or from noncontiguous areas of storage, e. g., when used in conjunction with the skipping function, it permits the program to place in storage selected portions of a block of data.

When during an input operation, the program specifies data chaining to a location into which data have been placed under the control of the current COW, the channel fetches the new contents of the location, even if the location contains the last byte transferred under the control of the current COW. The program, therefore, e. g., uses self-describing methods; that is, it can obtain a COW that has been read under the control of the current COW. However, since the program is not notified of any data errors until the end of the operation, there is no assurance that the COW is correct. The COW in main storage may be invalid even though its parity is good.

Command Chaining

During command chaining, the new COW fetched by the channel specifies a new I/O operation. The channel fetches the new COW and initiates the new operation upon the receipt of the device-end signal for the current operation. When command chaining takes place, the completion of the current operation does not cause an I/O interruption, and the count indicating the amount of data transferred during the current operation is not made available to the program. For operations involving data transfer, the new command always applies to the next block at the device.

Command chaining takes place and the new operation is initiated only if no unusual conditions have been detected in the current operation. If a condition such as unit check, unit exception, or incorrect length has occurred, the sequence of operations is terminated, and the status associated with the current operation causes an interruption condition to be generated. The new COW in this case is not fetched. The incorrect length condition does not suppress command chaining if the current COW has the stat flag on.

An exception to sequential chaining of COWs occurs when the I/O device presents the status modifier and stat with the device-end signal. When command chaining is specified and no unusual conditions have been detected, the combination of status-modifier and device-end bits causes the channel to fetch and chain to the COW whose main-storage address is 10 higher than that of the current COW.

When both command and data chaining are used, the first COW associated with the operation specifies the operation to be executed, and the last COW indicates whether another operation follows.

Programming Note

Command chaining makes it possible for the program to initiate transfer of multiple blocks of data by means of a single *start i/o*. It also permits a subchannel to be set up for execution of auxiliary functions, such as positioning the disk access mechanism, and for data transfer operations without interferences by the program at the end of each operation. Command chaining, in conjunction with the status-condition monitoring, permits the channel to modify the normal sequence of operations in response to signals provided by the *i/o* devices.

Skipping

Skipping is the suppression of main storage references during an *i/o* operation. It is defined only for read, read backward, and sense operations and is controlled by the skip flag, which can be specified individually for each *cow*. When the skip flag is one, skipping occurs; when zero, normal operation takes place. The setting of the skip flag is ignored in all other operations.

Skipping affects only the handling of information by the channel. The operation at the *i/o* device proceeds normally, and information is transferred to the channel. The channel keeps updating the *cow*, but does not place the information in main storage. If the channel-command or chain-data flag is one, a new *cow* is obtained when the count reaches zero. In this case of data chaining, normal operation is resumed if the skip flag in the new *cow* is zero.

No checking for invalid or protected data addresses takes place during skipping, except that the initial data address in the *cow* cannot exceed the addressing capacity of the model.

Programming Note

Skipping, when combined with data chaining, permits the program to place in main storage selected portions of a block of information from an *i/o* device.

Program-Controlled Interruption

The program-controlled interruption (*rcv*) function permits the program to cause an *i/o* interruption during execution of a *start i/o* operation. This function is controlled by the *rcv* flag in the *cow*. The flag can be set either in the first *cow* specified by *start i/o* or in a *cow* fetched during chaining. Neither the *rcv* flag nor the associated interruption affects the execution of the current operation.

Whenever the *rcv* flag in the *cow* is on, the channel attempts to interrupt the program. When the first *cow* associated with the *i/o* contains the *rcv* flag,

either initially or upon command chaining, the interruption may occur as early as immediately upon the initiation of the operation. The *rcv* flag in a new fetched *cow* data chaining causes the interruption to occur after all data designated by the preceding *cow* have been transferred. The time of the interruption however, depends on the model and the current activity in the system and may be delayed, even if the channel is not masked. No predictable relation exists between the time the interruption due to the *rcv* flag occurs and the progress of data transfer to or from the *i/o* designated by the *ccw*.

If chaining occurs before the interruption due to the *rcv* flag has taken place, the *rcv* condition is carried over to the new *cow*. This carryover occurs both on data and command chaining and, in either case, the condition is propagated through the transfer-in-channel command. The *rcv* conditions are not stacked, that is, if another *cow* is fetched with its *rcv* flag before the interruption due to the *rcv* flag of the previous *cow* has occurred, only one interruption takes place.

A *cow* containing the *rcv* bit may be stored by an interruption, while the operation is still proceeding or upon the termination of the operation.

When the *ccw* is stored by an interruption before the operation or chain of operations has been terminated, the command address is eight higher than the address of the current *cow*, and the count is unpredictable. All unit-status bits in the *ccw* are off. If the channel has detected any unusual conditions, such as channel data check, program check, or protection check by the time the interruption occurs, the corresponding channel-status bit is on, although the condition in the channel is not reset and is indicated again upon the termination of the operation.

Presence of any unit status bit in the *ccw* indicates that the operation or chain of operations has been terminated. The *ccw* in this case has its regular format with the *rcv* bit added.

The setting of the *rcv* flag is inspected in every *cow* except those specifying transfer in channel. In a *cow* specifying transfer in channel, the setting of the flag is ignored. The *rcv* flag is ignored also during initial program loading.

Programming Note

Since no unit status bits are placed in the *cow* associated with the termination of an operation on the selector channel by *start i/o*, the presence of a unit-status bit with the *rcv* bit is not a necessary condition for the operation to be terminated. When the selector channel contains the *rcv* bit at the time the operation is terminated by *start i/o*, the *ccw* associated with the termination is indistinguishable from the *ccw* pro-

vated by an interruption during execution of the operation.

Program-controlled interruption provides a means of alerting the program of the progress of chaining during an i/o operation. It permits programmed divisional main-storage allocation.

Commands

The following table lists the command codes for the six commands and indicates which flags are defined for each command. The flags are ignored for all commands for which they are not defined.

NAME	TEAC	COW
Write	CD CC SII	PCI
Read	CD CC SII SKP PCI	SCMDR 000001
Read backward	CD CC SII SKP PCI	SCMDR 000000
Control	CD CC SII	PCI
Sense	CD CC SII SST PCI	SCMDR 0100
Transfer in channel		TEXX 1500
RTN		
CL	Chain data	
CC	Chain command	
SII	Supress Immed. resp	
SKP	Skip	
PCI	Program-controlled interrupt ion	

All flags have individual significance, except that the cc and si flags are ignored when the m flag is set. The si flag is ignored on immediate operations, in which case the transfer length indication is suppressed regardless of the setting of the flag. The pxr flag is ignored during initial program loading.

Write

A write operation is initiated at the i/o device, and the subchannel is set up to transfer data from main storage to the i/o device. Data in storage are fetched in an ascending order of addresses, starting with the address specified in the cow.

A cow used in a write operation is inspected for the cc, cc, si, and the px flags. The setting of the skip flag is ignored. Bit positions 0-5 of the cow contain modifier bits.

Programming Note

On writing magnetic tape, block-length is not defined, and the amount of data written is controlled only by the count in the cow. Every operation terminated under control control writes the incorrect-length indication, unless the indication is suppressed by the si flag.

Read

A read operation is initiated at the i/o device, and the subchannel is set up to transfer data from the device to main storage. For devices such as magnetic tape units, disk storage, and card equipment, the bytes of data within a block are provided in the same sequence

as written by means of a write command. Data in storage are placed in an ascending order of address, starting with the address specified in the cow.

A cow used in a read operation is inspected for every one of the five flags — cc, cc, si, skip, and px. Bit positions 0-5 of the cow contain modifier bits.

Read Backward

A read-backward operation is initiated at the i/o device, and the subchannel is set up to transfer data from the device to main storage. On magnetic tape units read backward cause reading to be performed with the tape moving backwards. The bytes of data within a block are sent to the channel in a sequence opposite to that on writing. The channel places the bytes in storage in a descending order of address, starting with the address specified in the cow. The bits within the eight-bit byte are in the same order as sent to the device on writing.

A cow used in a read-backward operation is inspected for every one of the five flags — cc, cc, si, skip, and px. Bit positions 0-5 of the cow contain modifier bits.

Programmer's Note

When data chaining is used during a read-backward operation, the channel places data in storage in a descending sequence but fetches cow's in an ascending sequence. Consequently, if a magnetic tape is to be written so that it can be read in either the forward or backward direction as a self-describing record, the cow must be written at both the beginning and the end of the physical record. If more than one cow is to be used, the order of the cow's must be reversed at the end of the record since the storage areas associated with the cow's are used in reverse sequence. Furthermore, a cow used for reading backward must describe the associated storage area by specifying the highest address of the area, whereas it normally contains the lowest address.

Control

A control operation is initiated at the i/o device, and the subchannel is set up to transfer data from main storage to the device. The device interprets the data as control information. The control information, if any, is fetched from storage in an ascending order of addresses, starting with the address specified in the cow. A control command is used to initiate at the i/o device an operation not involving transfer of data — such as backspring or rewinding magnetic tape or positioning a disk access mechanism.

For most control functions, the entire operation is specified by the modifier bits in the command code.

and the function is performed over the I/O interface as an immediate operation (see "Immediate Operations"). If the command code does not specify the unlike control function, the data address field of the CCRW designates the required additional information for the operation. This control information may include an order code further specifying the operation to be performed or an address such as the disk address for the seek function, and is transferred in response to requests by the device.

A control command code containing zeros for the six modifier bits is defined as no operation. The no-operation order causes the addressed device to respond with channel end and device end without causing any action at the device. The order can be executed as an immediate operation, or the device can delay the status until after the initiation sequence is completed. Other operations that can be initiated by means of the control command depend on the type of I/O device. These operations and their codes are specified in the sub publication for the device.

A CCRW used in a control operation is inspected for the CR, CR, SR, and the RC flags. The setting of the skip flag is ignored. Bit positions 0-5 of the CCRW contain modifier bits.

Programming Note

Since a count of zero is invalid, the program cannot use the count field to specify that no data be transferred to the I/O device. Any operation terminalized before data have been transferred causes the incorrect length indication, provided the operation is not immediate and has not been rejected during the initiation sequence. The incorrect-length indication is suppressed when the SR flag is on.

Sense

A sense operation is initiated at the I/O device, and the subchannel is set up to transfer data from the device to main storage. The data are placed in storage in an ascending order of addresses, starting with the address specified in the CCRW.

Data transferred during a sense operation provide information concerning both unusual conditions detected in the last operation and the status of the device. The status information provided by the sense command is more detailed than that supplied by the CR status byte and may describe reasons for the audit-check indication. It may also indicate, for example, if the device is in the not-ready state, if the tape unit is in the file-protected state, or if magnetic tape is positioned beyond the end-of-tape mark.

For most devices, the first six bits of the sense data describe conditions detected during the last opera-

tion. These bits are common to all devices having this type of information and are designated as follows:

bit	designation
0	Command reject
1	Intervention required
2	End-of-file
3	Read protection
4	Data check
5	Overrun

The following is the meaning of the last six bits:

Command Reject. The device has detected a programming error. A command was received which the device is not assigned to execute, such as read assigned to a printer, or which the device cannot execute because of its present state, such as backspace record to a tape unit with the tape at lead point.

Intervention Required. The last operation could not be executed because of a condition requiring some type of intervention at the device. This bit indicates conditions such as an empty buffer in a read path or the printer being out of paper. It is also turned on when the addressed device is in the not-ready state, is in test mode, or is not provided on the control unit.

End-of-file. The device or the control unit has received a data byte of a command code with an invalid parity over the I/O interface. During writing, bus-out errors indicate that incorrect data have been recorded at the device, but the condition does not cause the operation to be terminated prematurely. Errors on command codes and control information cause the operation to be immediately terminated.

Read Protection. During the last operation, the device or the control unit has detected equipment malfunction, such as an invalid card, tape error, or printer header parity error.

Data Check. The device or the control unit has detected a data error other than those included in bus-out check. Data check identifies errors associated with the recording medium and includes conditions such as reading an invalid track code or detecting ground parity on data recorded on magnetic tape.

On an I/O port operation, data check indicates that incorrect data may have been placed in main storage. The control unit places correct parity on data sent to the channel. On writing, this condition indicates that incorrect data may have been recorded at the device. Data errors on reading and writing do not cause the operation to be terminated prematurely.

Overrun. The channel has failed to respond on time to a request for service from the device. Overrun occurs when data are transferred to a unit, a nonselected control unit operating with a synchronous medium, and the interrupt activity justified by the program exceeds the capability of the channel. When the chan-

not able to accept a byte in an input operation. The following data in unit storage are shifted by 8 bits/gap. In an output operation, overrun indicates that data received at the device may be invalid. The overrun bit is also turned on when the device receives the new command too late during command chaining.

All information significant to the use of the device normally is provided in the first two bytes. Any bit positions following those used for programming information contain diagnostic information, which may extend to as many bytes as needed. The amount and the meaning of the status information are peculiar to the type of I/O device and are specified in the specification for the device.

The sense information pertaining to the last I/O operation is used by the next command, other than sense, addressed to the control unit. The sense command cannot cause the command-reject, intervention-required, data-check, or overrun bits to be turned on. If the control unit detects an equipment error or invalid parity of the sense command code, the equipment-error or bus-error-check bits are turned on, and writecheck is sent with the channel end.

A new word in a sense operation is inspected for every one of the five flags—on, off, ready, ready, and set. Bit positions 4-8 of the new word are modifier bits.

Transfer-in Channel

The new CCR is fetched from the location designated by the data-address field of the new word being transferred in channel. The contents of bit positions 32-33 are ignored. Similarly, the contents of bit positions 3-4 in the CCR are ignored.

Transfer-in channel command does not initiate any I/O operation at the channel and the I/O device is not signaled of the execution of the command. The purpose of the transfer-in channel command is to provide chaining between CCR's not located in adjacent double-word locations in an ascending order of addresses. The command can occur in both data and command chaining.

The first CCR designated by the new may not specify transfer-in channel. When this restriction is violated, no I/O operation is initiated, and the program-check condition is generated. The error causes the status portion of the CCR with the program-check indication to be stored during the execution of transfer-in.

To address a case on integer boundaries for double words, a new specifying transfer-in channel must contain zeros in bit positions 32-31. Furthermore, a new specifying a transfer-in channel may not be fetched from a location designated by an immediately preceding transfer-in channel. When either of these errors is detected, or when an invalid address is specified in transfer-in channel, the program-check condition is generated. Detection of these errors during data chaining causes the operation of the I/O device to be terminated, whereas during command chaining they cause an interruption condition to be generated.

The contents of the second half of the new, bit positions 32-03, are ignored. Similarly, the contents of bit positions 3-4 in the CCR are ignored.

Termination of Input/Output Operations

When the operation or sequence of operations initiated by *start i/o* is terminated, the channel and the device generate status conditions. These conditions can be brought to the attention of the program by the *i/o* interruption mechanism, by *test i/o*, or, in certain cases, by *reset i/o*. The status conditions, as well as an address and a count indicating the result of the operation sequence, are presented to the program in the form of a *raw*.

Type of Termination

Normally an i/o operation at the subchannel lasts until the device's channel end condition can be signaled during the sequence initiating the operation, or later. When the channel detects equipment malfunction or a system reset is performed, the channel disconnects the device without receiving channel end. The program can force a device on the selected channel to be disconnected prematurely by issuing *reset i/o*.

Termination of Operation Initiation

After the addressed channel and subchannel have been verified to be in a state where *start i/o* can be executed, certain tests are performed on the validity of the initiation specified by the program and on the availability of the addressed control unit and i/o device. This testing occurs both during the execution of *start i/o* and during command chaining.

A data transfer operation is initiated at the subchannel and device only when no programming or equipment errors are detected by the channel and when the device responds with valid status during the initiation sequence. When the channel detects or the device signals any unusual condition during the initiation of an operation, but channel end is off, the command is said to be rejected.

Rejection of the command during the execution of *start i/o* is indicated by the setting of the condition code in the *raw*. Unless the device is not operational, the conditions that precluded the initiation are detailed by the portion of the *raw* sacred by *start i/o*. The device is not started, no interruption conditions are generated, and the subchannel is not tied up beyond the initiation sequence. The device is immediately available for the initiation of another operation,

provided the command was not rejected because of the busy or not operational condition.

When an unusual condition effects a command to be rejected during initiation of an i/o operation by command chaining, an interruption condition is generated, and the subchannel is not available until the condition is cleared. The non-operational state on command chaining is indicated by means of interface control checks; other conditions are identified by the corresponding status bits in the associated raw. The new operation at the i/o device is not started.

Immediate Operations

Instead of accepting or rejecting a command, the i/o device can signal the channel end condition immediately upon receipt of the command code. An i/o operation causing the channel end condition to be signaled during the initiation sequence is called an "immediate operation."

When the first raw designated by the raw initiates an immediate operation, no interruption condition is generated. If no command chaining occurs, the channel end condition is brought to the attention of the program by causing *start i/o* to zero the raw status portion, and the subchannel is immediately made available to the program. The i/o operation, however, is initiated and, if channel end is not accompanied by device end, the device remains busy. Device end, when subsequently provided by the device, causes an interruption condition to be generated.

When command chaining is specified after an immediate operation and no unusual conditions have been detected during the execution, *start i/o* does not cause starting of a raw. The subsequent command in the chain is handled normally, and the channel end condition for the last operation generates an interruption condition even if the device provides the signal immediately upon receipt of the command code.

Whenever immediate completion of an i/o operation is signaled, no data have been transferred to or from the device. The data address in the raw is not checked for validity, except that it may not exceed the addressing capacity of the model.

Since a count of zero is not valid, any raw specifying an immediate operation must contain a nonzero count. When an immediate operation is executed, however, incorrect length is not indicated in the program, and command chaining is not suppressed.

Input/Output Interruptions

Input/output interruptions provide a means for the *cc* to change its state in response to conditions that occur in *i/o* devices or channels. These conditions can be caused by the program or by an external event at the device.

Interruption Conditions

The conditions causing requests for *i/o* interruptions to be initiated are called interruption conditions. An interruption condition can be brought to the attention of the program only once, and is cleared when it causes an interruption. Alternatively, an interruption condition can be cleared by *RESET*, and conditions generated by the *i/o* device following the termination of the operation at the subchannel can be cleared by *SWTRN*. The latter include the attention, device end, and control-unit-end conditions, and the channel end condition when provided by a device on the selected channel after termination of the operation by *DATAEND*.

The device initiates a request to the channel for an interruption whenever it detects any of the following conditions:

- Channel end
- Control-unit end
- Device end
- Attention
- Data echo
- Unit exception

When command chaining is specified and is not suppressed, both unit error conditions, channel end and device end do not cause interruption conditions and are not made available to the program. Unit-error and unit-except conditions cause interruption to be requested only when the conditions are detected during the initiation of a chained command. Once the command has been accepted by the device, unit check and unit exception do not occur in the absence of channel end, control-unit end, or device end.

When the channel detects any of the following conditions, it initiates a request for an *i/o* interruption without having received the status byte from the device:

- Pending in a queue
- Reception of *SWTRN* on selected channel

The interruption conditions from the channel can be accompanied by other channel status indications, but none of the device status bits is set when the channel initiates the interruption.

A request for an *i/o* interruption due to a program-check condition detected during command chaining (such as invalid command code, count of zero or two segments) or transfer-channel commands) may be initiated either by the *i/o* device or by the channel, de-

pending on the type of channel. To start the interruption condition in the device, as occurs on the multilevel channel, the channel signals the device to respond with a multi-frame byte consisting of all zeros for a subsequent scan for interruption conditions. The error indicator is preserved in the subchannel.

The method of processing a request for interruption due to equipment mal-functioning, as indicated by the presence of the channel-control-channel and interface-control-channel conditions, depends on the model.

More than one item of an condition can be cleared once, *RESET*. As an example, when the *cc* condition exists in the subchannel at the termination of an operation, the *cc* condition is indicated with channel end and only one *cc* interruption occurs. If only one *cc* *i/o* is needed, similarly, if the channel-end condition is not cleared until device end is generated, both conditions may be indicated in the *ccw* and cleared at the device concurrently.

However, at the time the channel assigns highest priority for interrupting *x* to a condition associated with an operation at the subchannel, the channel accepts the status from the device and clears the condition at the device. The interruption condition is subsequently preserved in the subchannel. Any subsequent status generated by the device is not included with the condition at the subchannel, even if the status is generated before the *ccw* accepts the condition.

Priority of Interruptions

All requests for *i/o* interruption are asynchronous to the activity in the *ccw*, and interruption conditions associated with more than one *i/o* device can exist at the same time. The priority among requests is controlled by two types of mechanisms: one establishes the priority among interruption conditions associated with devices attached to the same channel, and another establishes priority among requests from different channels. A channel requests an *i/o* interruption only after it has established priority among requests from its devices. The conditions responsible for the requests are presented in the devices or channels until accepted by the *ccw*.

Assignment of polarity to requests for interruption associated with devices on any one channel is a function of the type of interruption condition and the position of the device on the two interface cables.

The selector channel assigns the highest priority to conditions associated with the *ccw* of the operation to which the channel is involved. These conditions include channel end, program-controlled interruptions, errors detected on command chaining, and overuse of resources in the channel. The channel cannot handle

receipt of the signal" from the device. The channel-end indication in this case is not made available to the program.

Termination by HAIR I/O

The instruction HAIR I/O causes the current operation at the addressed channel or subchannel to be terminated immediately. The method of termination differs from that used upon exhaustion of count or upon detection of programming errors to the extent that termination by HAIR I/O is not contingent on the receipt of a service request from the device.

When HAIR I/O is issued to a channel operating in the burst mode, the channel issues the half-i/o signal to the device regardless of the current activity in the channel and on the interface. If the channel is involved in the data-transfer portion of an operation, data transfer is immediately terminated and the device is disconnected from the channel. If HAIR I/O is addressed to a selector channel executing a chain of operations and the device has already provided channel end for the current operation, the instruction causes the device to be disengaged and the chain-command flag to be removed.

When HAIR I/O is issued to the multiplexer channel and the channel is not operating in the burst mode, the half-i/o signal is sent to the device whenever the addressed subchannel is in the working state. The subchannel may be transmitting data, or it may have already received channel end for the current operation and may be waiting for device end to initiate a new operation by command chaining. In either case, HAIR I/O causes the device to be selected and the half-i/o signal is issued as the device responds. When command chaining is indicated in the subchannel, HAIR I/O causes the chain-command flag to be turned off.

Termination of an operation by HAIR I/O on the selector channel results in one to four distinct interruption conditions. The last one is generated by the channel upon execution of the instruction and is not contingent on the receipt of status byte from the device. The command address and count in the associated CCR indicate how many bytes have been transferred and the channel-status bits reflect the unusual conditions, if any, detected during the operation. If HAIR I/O is issued before all data specified for the operation have been transferred, incorrect length is indicated, subject to the control of the sub flag in the current CCR. The execution of HAIR I/O itself is not reflected in CCR status, and all status bits in a CCR due to this interruption condition can be zero. The channel is available for the initiation of a new i/o operation as soon as the interruption condition is cleared.

The second interruption condition on the selector

channel occurs when the control unit generates the channel-end condition. The selector channel handles this condition as any other interrupt condition from the device with the \sim bit channel available and provides access to the protection key, command address, count, and channel status fields of the associated CCR. The channel-end condition is not made available to the program when HAIR I/O is issued to a channel executing a chain of operations and the device has already provided channel end for the current operation.

Finally, the third and fourth interruption conditions occur when control-unit end, if any, and device end are generated. These conditions are handled as for any other i/o operation.

Termination of an operation by HAIR I/O on the multiplexer channel causes the normal interruption conditions to be generated. If the "channel end" is issued when the subchannel is in the data-transfer portion of an operation, the subchannel remains in the working state until channel end is signaled by the device, at which time the subchannel is placed in the interlock pending state. If HAIR I/O is issued after the device has signaled channel end and the subchannel is executing a chain of operations, the channel-end condition is not made available to the program, and the subchannel remains in the working state until the next status byte from the device is received. Receipt of a status byte subseqently places the subchannel in the interlock-pending state.

The CCR associated with the interruption condition on the subchannel contains the status bytes provided by the device and the channel, and indicates at what point data transfer was terminated. If HAIR I/O is issued before all data areas associated with the current operation have been exhausted or filled, incorrect length is indicated, subject to the control of the sub flag in the current CCR. The interruption condition is processed as for any other type of termination.

Termination Due to Equipment Malfunction

When channel equipment malfunctioning is detected or invalid signals are received over the i/o interface, the recovery procedure and the subsequent states of the subchannels and devices on the channel depend on the type of error and/or the model. Normally, the program is alerted of the termination by an i/o interruption, and the associated CCR indicates the channel-control check or interface-control-check condition. In channels sharing common equipment with the channel's monitoring detected by the channel may be indicated by a machine-check interruption, in which case no CCR is stored. Equipment malfunctioning may cause the channel to perform the malfunction reset function.

Programming Note

Control operations for which the entire operation is specified in the command code may be executed as immediate operations. Whether the control function is executed as an immediate operation depends on the operation and type of device and is specified in the *src* publication for the device.

Termination of Data Transfer

When the device accepts a command, the subchannel is set up for data transfer. The subchannel is said to be working during this period. Unless the channel detects an input malfunctioning or, or the selector channel, the operation is terminated by *DATAEND* in the working state *last* until the channel receives the channel end signal from the device. When no command chaining is specified or when chaining is suppressed because of unusual conditions, the channel end condition causes the operation at the selected channel to be terminated and an interruption condition to be generated. The status bits in the associated *csw* indicate channel end and the unusual conditions, if any. The device can signal channel end at any time after initiation of the operation, and the signal may occur before any data have been transferred.

For operations not involving data transfer, the device normally controls the timing of the channel-end condition. The duration of data transfer operations may be variable and may be controlled by the device or the channel.

Excluding equipment errors and *multi I/O*, the channel signals the device to terminate data transfer whenever any of the following conditions occurs:

- The storage areas specified for the operation are exhausted or filled.
- Program-check condition is detected.
- Protection-check condition is detected.
- Chaining-condition is detected.

The last of these conditions occurs when the channel has stepped the count in the last *csw* associated with the operation to zero. A count of zero indicates that the channel has transferred all information specified by the program. The other three conditions are due to errors and cause premature termination of data transfer. In either case, the termination is signaled in response to a service request from the device and causes data transfer to cease. If the device has no blocks defined for the operation (such as writing on magnetic tape), it terminates the operation and generates the channel-end condition.

The device can control the duration of an operation and the timing of channel end by blocking of data. On certain operations for which blocks are defined (such as reading on magnetic tape), the device does not

provide the channel-end signal until the end of the *block* is received, regardless of whether or not the device has been previously signaled to terminate data transfer.

The channel suggests initiation of an *I/O* operation when the data address in the first *csw* associated with the operation exceeds the addressing capacity of the model. Complete check for the validity of the data address is performed only as data are transferred to or from main storage. When the initial data address in the *csw* is invalid, no data are transferred during the operation, and the device is signaled to terminate the operation in response to the first service request. On writing, devices such as magnetic tape units request the first byte of data before any mechanical motion is started and, if the initial data address is invalid, the operation is terminated before the recording medium has been advanced. However, since the operation has been initiated, the device provides channel end and an interruption condition is generated. Whether a *clock* at the device is advanced when no data are transferred depends on the type of device and is specified in the *src* publication for the device.

When command chaining takes place, the subchannel appears in the working state from the time the first operation is initiated until the device signals the channel end condition of the last operation of the chain. On the selector channel, the device executing the operation stays connected to the channel and the whole channel appears to be in the working state for the duration of the execution of the chain of operations. On the multiplexed channel an operation in the *last* mode causes the channel to appear to be in the working state only for the duration of the transfer of the burst of data. If channel end and device end do not occur concurrently, the device disconnects from the channel after providing channel end and the channel can be the mounting common bus with other devices on the interface.

Any unusual conditions cause the channel chaining to be suppressed and an abort operation to be generated. The unusual conditions can be detected by either the channel or the device, and the device can provide the indications with channel end, control-unit end, or device end. When the channel is aware of the unusual condition by the time the channel-end signal for the operation is received, the chain is terminated as if the operation during which the condition occurred were the last operation of the chain. The device-end signal subsequently is generated as an interruption condition. When the device signals unit-clock or unit-exemption with control-unit end or device end, the subchannel terminates the working state upon re-

any interruption conditions while an operation is in progress.

As soon as the selector channel has cleared the interruption conditions associated with data transfer, it starts scanning devices for attention, control-unit-end, and device-end conditions and for the channel-end condition associated with operations terminated by mask/r/m. The highest priority is assigned to the I/O device that first identifies itself on the interface.

On the multiplexor channel the priority among requests for interruption is based only on the response to scanning. The multiplexor channel continuously scans its I/O devices. The highest priority is assigned to the device that first responds with an interruption condition or that requests service for data transfer and contains the RST condition in the subchannel. The RST, as well as any other condition in the subchannel, cannot cause an I/O interruption unless the device fulfills a reference to the subchannel.

Except for conditions associated with termination of data transfer, the current assignment of priority for interruption among devices on a channel may be exceeded when start I/O or rest I/O is issued to the channel. Whenever the assignment is canceled, the channel resources scanning for interruption conditions and reassigns the priority on completion of the activity associated with the I/O instruction.

The assignment of priority among requests for interruption from channels is based on the type of channel. The priorities of selector channels are in the order of their addresses, with channel 1 having the highest priority. The interruption priority of the multiplexor channel is not fixed and depends on the model and on the current activity in the channel. Its priority may be above, below, or between those of the selector channels.

Interruption Action

An I/O interruption can occur only when the channel commanding the device is not masked, and after the execution of the current instruction if the CPU has been terminated. If a channel has established the priority of one request for interruption from devices while it is masked, the interruption occurs immediately after the termination of the instruction, removing the mask and before the next instruction is executed. This interruption is associated with the highest priority condition on the channel. If more than one channel is unmasked concurrently, the interruption occurs from the channel having the highest priority among those requesting interruption.

If the priority among interruption conditions has not yet been established in the channel by the time the mask is removed, the I/O interrupt does not necessarily

occur immediately after the termination of the instruction, removing the mask. This delay can occur regardless of how long the interruption condition has existed in the device or the subchannel.

The interruption carries the current program status word (CPW) to be saved as the old CPW at location 63 and contains the new associated with the interruption to be stored at location 64. Subsequently, a new CPW is loaded from location 129, and processing resumes in the state indicated by this CPW. The I/O device causing the interruption is identified by the channel address in bit positions 21-20 and by the device address in bit positions 24-31 of the old CPW. The CPW associated with the interruption identifies the condition responsible for the interruption and provides further details about the progress of the operation and the status of the device.

Programming Note

When a number of I/O devices on a selected control unit are concurrently executing operations such as rewinding tape or positioning a disk access mechanism, the initial device-end signals generated on completion of the operations are provided in the order of generation, unless command chaining is specified for the operation just initiated. In the latter case, the control unit provides the device end signal for the last initiated operation first, and the other signals are delayed until the subchannel's feed. Whenever interruptions due to the device end signals are delayed either because the channel is masked or the subchannel is busy, the original order of the signals is destroyed.

Channel Status Word

The channel status word (CSW) provides to the program the status of an I/O device or the conditions under which an I/O operation has been terminated. The CSW is formed, or parts of it are replaced in the process of I/O interrupting and during execution of START I/O, TERM I/O, and MASK I/O. The CSW is placed in main storage at location 64 and is available to the program at this location until the time the next I/O interruption occurs or until another I/O operation causes its content to be replaced, whichever occurs first.

When the CSW is stored as a result of an I/O interruption, the I/O device is identified by the I/O address in the old CPW. The information placed in the CSW by START I/O, TERM I/O, or MASK I/O pertains to the device addressed by the instruction.

The CSW has the following format:

Key	40-37	Command Address	SI
z	34	7F	51
		Status	Count
z		47-44	62

The fields in the csw are allocated for the following purposes:

Protection Key: Bits 16-31 form the storage protection key used in the chain of operations initiated by the last command.

Close-out Address: Bits 32-41 form an address that is eight higher than the address of the last error used.

Status Bits: Bits 39-47 form 9 conditions in the controller and the channel that cause the setting of the csw. Bits 32-38 are obtained over the vpo interface and indicate conditions detected by the device or the controlled unit. Bits 40-47 are provided by the channel and indicate conditions associated with the subchannel. Each of the 16 bits represents one type of condition as follows:

bit	DESCRIPTION	bit	DESCRIPTION
32	Attention	40	Program-controlled interrupt
33	Status modifier	41	Resource length
34	Control unit end	42	Program check
35	Busy	43	Power failure
36	Channel end	44	Channel end check
37	Device end	45	Channel end lock
38	Unit end 1	46	Unit device end lock
39	Unit exception	47	Checksum check

Count: Bits 18-63 form the residual count for the last csw used.

Unit Status Conditions

The following conditions are detected by the vpo device or control unit and are indicated to the channel over the vpo interface. The meaning and causes of these conditions for each type of device are specified in the appropriate publication for the device.

When the vpo device is accessible from more than one subchannel, status is signalled to the subchannel that initiated the requested vpo operation. The handling of conditions not associated with vpo operations depends on the type of device and controller and is specified in the appropriate publication for the device.

The channel does not modify the status bits received from the vpo device. These bits appear in the csw as received over the interface.

Attention

Attention is caused upon the generation of the attention signal at the vpo device. The attention signal can be generated at any time and is interpreted by the program. Attention is not associated with the initialisation, execution, or termination of any vpo operation.

The attention condition cannot be indicated to the program while an operation is in progress at the vpo device, control unit, or subchannel. Otherwise, the handling and presentation of the condition to the channel depend on the type of device.

Status Modifier

Status modifier is generated by the device when the normal sequence of commands has to be modified or when the control unit detects during the selection sequence that it cannot execute the command or instruction as specified.

When the status-modifier condition is provided in response to **RESET**, presence of the bit indicates that the device cannot execute the instruction and the no bits pertaining to the current status of the device have been provided. The status of the device and subchannel is not changed and the csw started by **RESET** contains zeros in the key, count, access, channel status, and count fields. The 2702 Transmission Control is an example of a type of device that cannot provide **RESET**.

When the status-modifier bit appears in the csw together with the busy bit, it indicates that the busy condition pertains to the control unit associated with the addressed vpo device. The control unit appears busy when it is executing a type of operation or is in a state that precludes the acceptance of any command or the initiation of a vpo and **INIT**. This occurs for operations such as backspace tape file, in which case the control unit remains busy after providing channel end, and for operations terminated on the subchannel channel by either **END**. The combination of busy and status modifier can be provided in response to any command as well as when **END** and **INIT** vpo. Presence of both busy and status modifier in response to **RESET** is handled the same way as when status modifier alone is on.

Once the execution of a command has been initiated, the status-modifier indication can be provided only together with device end. The handling of this set of bits by the channel depends on the operation. If command chaining is specified in the current csw and no unusual conditions have been detected, presence of the bit causes the channel to fetch and chain to the vpo where the target address is 16 higher than that of the current vpo. If the vpo device signals the status-modifier condition at a time when the chaining target flag is off or when any unusual conditions have been detected, no action is taken in the channel, and the status-modifier bit is placed in the csw.

Programming Error

When the control channel detects a programming error during command chaining, the interruption condition is queued at the vpo device. On devices such as the 2702 Transmission Control, queuing of the condition may generate the status-modifier indication, which subsequently appears in the csw associated with the termination of the operation.

Control Unit End

Control unit end indicates that the control unit has become available for use for another operation.

The control-unit-end condition is provided only by control or its signalled by I/O devices and only when one or both of the following conditions have occurred:

1. The program has caused the control unit to be interrogated while the control unit was executing an operation. The control unit is considered to have been interrogated when either DIO, INT, or INTR has been issued to a device on the control unit, and the control unit had responded with busy and status modifier in the next status byte. Either I/O and INT can cause interrogation of the control unit when the control unit is still executing a previously initiated operation, but the subchannel is available or, for I/O or INT, the subchannel on the multiplexer channel contains an interruption condition for the addressed device. The instruction STATE I/O can cause the control unit to be interrogated when issued to a device sharing a control unit and operating in the multiplex mode.

2. The control unit detected an abnormal condition during the portion of the operation after which control had been signalled to the channel.

If the control unit remains busy with the execution of an operation after signalling channel 1 end but has not been interrogated by the program, control unit end is not generated. Similarly, control unit end is not provided when the control unit has been interrogated and could perform the indicated function. The latter case is indicated by the absence of busy and status modifier in the response to the instruction causing the interrogation.

When the busy state of the control unit is temporary, control unit end is included with busy and status modifier in response to the interrogation, even though the control unit has not yet been freed. The busy condition is considered to be temporary if its duration is short with respect to the program time required to handle an I/O interruption. The 9219 Transmission Control is an example of a device in which the control unit may be busy temporarily and which includes control unit end with busy and status modifier.

The device address associated with control unit end depends on the type of I/O device. The address can be fixed for the control unit, may identify the device on which the finalised operation was executed, or may be the device address specified in the instruction executing the control unit to be interrogated.

The control-unit-end condition can be signalled with channel end, device end, or between the two. A pending-

ing control unit end causes the control unit to appear busy for initiation of new operations.

Busy

Busy indicates that the I/O device or control unit cannot currently be commanded or instructed because it is executing a previously initiated operation or because it contains an interruptible condition. The I/O unit status condition for the addressed device, if any, accompanies the busy indication. If the busy condition applies to the control unit, busy is accompanied by status modifier.

The following table lists the conditions when the busy bit (B) appears in the CSW and when it is accompanied by the status-modifier bit (SM). A double hyphen (--) indicates that the busy bit is off; an asterisk (*) indicates that CSW status is not stored, or an I/O interruption cannot occur, and the (el) indicates that the interruption condition is cleared and the status appears in the CSW. The abbreviation D stands for device end, while CU stands for control unit.

condition	CSW STATUS CONDITIONS			
	START	TEST	READY	END
<i>Subchannel available</i>				
DIO or INT or I/O device	B, el	--el	*	--el
Device working, CU available	I	I	*	*
CU end or channel end in CU				
for the addressed section	B,I	--el	*	--el
for another device	B,SM	B,SM	*	--el
CU working	B,SM	B,SM	*	*
<i>Interruption pending, no subchannel for the addressed device</i>				
because of:				
chaining terminated by				
I/H terminal	*	--el	*	--el
other type of termination	*	--el	*	--el
Subchannel working				
CU available	*	*	*	*
CU working	*	*	B,SM	*

The busy bit is included in the status associated with a pending interruption condition from the subchannel only when a single I/O command has been prematurely terminated because of attention and no interruption was pending in the channel at the time of chaining.

Channel End

Channel end is caused by the completion of the portion of an I/O operation involving transfer of data or control information between the I/O device and the channel. The condition indicates that the subchannel has become available for use for another operation.

Each I/O operation causes a channel-end condition to be generated, and there is only one channel end for each operation. When command chaining takes place, only the channel end of the last operation of the chain is made available to the program. The channel end

condition, however, is not made available to the program when a chain of commands is prematurely terminated because of an unusual condition indicated with control-unit end or device end. The channel-end condition is not generated when programming or equipment errors are detected during initiation of the operation.

The instant within an I/O operation when channel-end is generated depends on the operation and the type of device. For operations such as writing on magnetic tape, the channel-end condition occurs when the block has been written. On devices that verify the writing, channel-end may or may not be delayed until verification is performed, depending on the device. When magnetic tape is being read, the channel-end condition occurs when the gap on tape reaches the read-write head. On devices equipped with buffers such as a line printer, the channel-end condition occurs upon completion of data transfer between the channel and the buffer. During certain operations, channel-end is generated when the route information has been transferred to the device; although for short operations the condition may be delayed until completion of the operation. Operations that do not cause any data to be transferred can provide the channel-end condition during the initiation sequence.

A channel-end condition pending in the control-unit causes the control-unit to appear busy for initiation of new operations. Unless the operation has been performed on the self-for-channel end has been terminated by "READY," channel-end causes the subchannel to be in the interrupt-pending state.

Device End

Device end is caused by the completion of an I/O operation at the device or, on some devices, by automatically changing the device from the not-ready to the ready state. The condition indicates that the I/O device has become available to use for another operation.

Each I/O operation causes a device-end condition, and there is only one device end to an operation. When command chaining takes place, only the device end of the last operation of the chain is made available to the program. The device-end condition is not generated when any programming or equipment errors are detected during initiation of the operation.

The device-end condition associated with an I/O operation is generated either simultaneously with the channel-end condition or later. On data-transfer operations on devices such as magnetic-tape units, the device terminates the operation at the time channel-end is generated, and both device-end and channel-end occur together. On buffered devices, such as a line printer, the device-end condition occurs upon

completion of the mechanism's operation. For certain operations, device end is generated at the completion of the operation at the device. The operation may be completed at the time channel-end is generated or later.

When command chaining is the current CCR is specified, receipt of the device-end signal, in the absence of any unusual conditions, causes the channel to initiate a new I/O operation.

Unit Check

Unit check is caused by software-initiated or equipment errors detected by the I/O device or control unit. This error is responsible for the unit check are detailed in the information available to a sense command. The unit-check bit provides a summary indication of the errors it utilizes. It serial data.

The unit-check condition is generated only when the error is detected during the execution of any I/O or a command. The device does not detect the program of any equipment malfunction occurring at a time when the device is not executing an operation and does not have a pending interrupt-condition. Malfunctioning detected at this time may cause the device to become not-ready; unit check in this case is signaled to the program the next time the device is selected.

If the device detects during the initiation sequence that the command cannot be executed, unit check is presented to the channel and appears in the CCR without channel-end, control-unit end, or device end. Such an status indicates that no action has been taken by the device in response to the command. If the condition preceding proper execution of the operation occurs after execution has been started, unit check is accompanied by channel-end, control-unit end, or device end, depending on when the condition was detected.

Termination of an operation with the unit check indicator causes command chaining to be suppressed.

Unit Execution

Unit exception is used when the I/O device detects a condition that usually does not occur. The condition includes conditions such as reading beyond a tape mark, and does not necessarily indicate an error. It has only one meaning, for any particular command and type of device.

The unit-execution condition can be generated only when the device is executing an I/O operation. If the device detects during the initiation sequence that the operation cannot be executed, unit execution is presented to the channel and appears in the CCR without

channel end, control end, or device end. Such unit status indicates that no action has been taken at the device in response to the command. If the condition preceding nominal execution of the operation occurs after the execution has been started, unit exception is accumulated by channel end, control unit end, or device end, depending on when the condition was detected.

Termination of an operation with the unit exception indication causes command chaining to be suppressed.

Channel Status Conditions

The following conditions are detected and indicated by the channel. Except for the conditions caused by segment malfunctioning, they can occur only while the subchannel is involved with the execution of an I/O operation.

Program-Controlled Interruption

The program-controlled-interruption condition is generated when the channel detects a csw with the program-controlled-interruption (PCI) bit on. The interruption due to the PCI flag takes place as soon as possible after fetching the csw but may be delayed up unpredictable amount of time because of masking of the channel or other activity in the system.

Detection of the PCI condition does not affect the progress of the I/O operation.

Incorrect Length

Incorrect length occurs when the number of bytes contained in the storage areas assigned for the I/O operation is not equal to the number of bytes requested or returned by the I/O device. Incorrect length is indicated for one of the following reasons:

Long Block on Input: During a read, read-backward, or sense operation, the device attempted to transfer one or more bytes to storage; after the assigned storage areas were filled. The extra bytes have not been placed in main storage. The count in the csw is zero.

Long Block on Output: During a write or control operation the device attempted to transfer bytes from the channel if the assigned main-storage areas were exhausted. The count in the csw is zero.

Short Block on Input: The number of bytes transferred during a read, read-backward, or sense operation is insufficient to fill the storage areas assigned to the operation. The count in the csw is not zero.

Short Block on Output: The device terminated a write or control operation before all information contained in the assigned storage areas was transferred to the device. The count in the csw is not zero.

The incorrect length indication is suppressed when

the current row is the starting and does not have the on flag. The indication does not occur for immediate operations and for operations rejected during the initiation sequence.

Precence of the incorrect-length condition suppresses command chaining unless the on flag in the csw is on or unless the condition occurs in an immediate operation.

The following table lists the effect of the incorrect-length condition for all combinations of the on, on, and on flags. It indicates for the two types of operations when the operation at the subchannel is terminated (stop) and when the command chaining takes place. The entry "incorrect length" (IL) means that the indication is made available to the program; a double hyphen (-) means that the indication is suppressed. For all entries, the current operation is assumed to have caused the incorrect length condition.

Flags	ACCUMULATED CONDITION		
	on	on	on
0 0 0	Stop, IL		Stop, --
0 0 1	Stop, IL		Stop, --
0 1 0	Stop, IL		Channel faulted
0 1 1	Channel faulted		Channel faulted
1 0 0	Stop, IL		Stop, --
1 0 1	Stop, IL		Stop, --
1 1 0	Stop, IL		Stop, --
1 1 1	Stop, IL		Stop, --

Program Check

Program check occurs when programming errors are detected by the channel. The condition can be due to the following causes:

Invalid CCW Address Specification: The csw or the transfer-in-channel command does not designate the csw on integral boundaries for double words. The three low-order bits of the new address are not zero.

Invalid CCW Address: The channel has attempted to fetch a new from a location outside the main storage of the particular installation. An invalid new address can occur in the channel because the program has specified an invalid address in the csw or in the transfer-in-channel command or because on chaining the channel has stepped the address above the highest available location.

Invalid Command Code: The command code in the first csw designated by the csw or in a csw fetched on command chaining has four low-order zeros. The command code is not tested for validity during data chaining.

Invalid Control: A csw other than a csw specifying transfer in channel contains the value zero at bit positions 45-63.

Invalid Data Address: The channel has attempted to transfer data to or from a location outside the main storage of the particular installation. An invalid data

address can occur in the channel because the program has specified an invalid address in the COW or because the channel has stepped the address above the highest available address or, on reading backward, below zero.

Invalid Key: The COW containing a nonzero storage protection key in a model not having the protection feature installed.

Missing COW Format: The COW does not contain zeros in bit positions 47.

Invalid COW Format: A COW other than a COW specifying transfer in channel does not contain zeros in bit positions 37-39.

Invalid Sequence: The first COW designated by the CAV specifies transfer in channel or the channel has fetched two successive COW's both of which specify transfer in channel.

Detection of the program-check condition during the initiation of an operation causes execution of the operation to be suppressed. When the condition is detected after the device has been started, the device is signaled to terminate the operation. The program-check condition causes command chaining to be suppressed.

Protection Check

Protection check occurs when the channel attempts to place data in a port of main storage that is protected for the current operation on the subchannel. The protection key associated with the I/O operation does not match the key of the addressed main-storage location, and neither of the keys is zero.

Detection of the protection-check condition causes the device to be signaled to terminate the operation; command chaining is suppressed.

The protection-check condition can be generated only on models having the protection feature installed.

Channel Data Check

Channel data check is caused by data errors detected in the channel or in main storage. The condition covers all data transferred to or from an I/O device, including sense and control information. It includes any parity errors detected on I/O data in main storage, in the channel, or as received from the device over the I/O interface.

The channel attempts to force correct parity on data placed in main storage. On output operations, the parity of data sent to the device is not changed.

Parity errors on data cause command chaining to be suppressed and, depending on model, may cause the current operation to be terminated. When the channel and the COW share common equipment, parity errors on data may cause a malfunction reset to be performed. The

recovery procedure in the channel and the subsequent state of the subchannel upon a malfunction reset depend on the model.

Channel Control Check

Channel control check is caused by any machine malfunction affecting channel controls. The condition indicates parity errors on COW and data addresses and parity errors on the contents of the COW. Conditions responsible for channel control check usually cause the contents of the COW to be invalid and conflicting.

The COW as generated by the channel has correct parity. The channel either forces correct parity on the COW fields or sets the invalid fields to zero.

Detection of the channel-control-check condition causes the current operation, if any, to be immediately terminated and may cause the channel to perform the malfunction-reset function. The recovery procedure in the channel and the subsequent state of the subchannel upon a malfunction reset depend upon the model.

Interface Control Check

Interface control check is caused by any invalid signal on the I/O interface. The condition is detected by the channel and usually indicates malfunctioning of an I/O device. It can be due to the following reasons:

1. The address or status byte received from a device has invalid parity.
2. A device responded with an address other than the address specified by the channel during initiation of an operation.
3. During command chaining the device appeared not operational or indicated the busy condition without providing any other status bits.
4. A signal from a device occurred at an invalid time or had invalid duration.

Detection of the interface-control-check condition causes the current operation, if any, to be immediately terminated and may cause the channel to perform the malfunction-reset function. The recovery procedure in the channel and the subsequent state of the subchannel upon a malfunction reset depends on the model.

Chaining Check

Chaining check is caused by channel overrun during data chaining on input operations. The condition occurs when the I/O data rate is too high for the port on the resolution of data addresses. Chaining errors cannot occur on output operations.

Detection of the chaining-check condition causes the I/O device to be signaled to terminate the operation. It causes command chaining to be suppressed.

Content of Channel Status Word

The content of the CSW depends on the condition causing the storing of the CSW and on the programming method by which the information is obtained. The status portion always identifies the condition that caused storing of the CSW. The protection key, command address, and count fields may contain information pertaining to the last operation or may be set to zero, or the original contents of these fields at location 64 may be left unchanged.

Information Provided by Channel Status Word

Conditions associated with the execution or termination of an operation at the subchannel cause the whole CSW to be replaced.

Such a CSW can be stored only by an I/O interruption or by INIT I/O. Except for conditions associated with command chaining, the storing can be caused by the END or CHANNEL-END condition, by the execution of INIT I/O on the selector channel, or by equipment malfunction. The contents of the CSW are related to the current values of the corresponding quantities, although the COUNT is unpredictable after programming errors and after an interruption due to the RST flag.

A CSW stored upon the execution of a chain of operation pertains to the last operation the channel executed or attempted to initiate. Information concerning the preceding operations is not preserved and is not made available to the program.

When an unusual condition causes command chaining to be suppressed, the premature termination of the chain is not explicitly indicated in the CSW. A CSW associated with a termination due to a condition occurring at channel-end time contains the CHANNEL-END bit and identifies the unusual condition. When the device signals the unusual condition with CONTROL-UNIT-END or DEVICE-END, the CHANNEL-END indication is not made available to the program, and the channel provides the current protection key, command address, and COUNT, as well as the unusual indication, with the CONTROL-UNIT-END or DEVICE-END bit in the CSW. The command address and COUNT fields pertain to the operation that was executed.

When the execution of a chain of commands is terminated by an error detected during initiation of a new operation, the COMMAND ADDRESS and COUNT fields pertain to the rejected command. Termination at initiation time can occur because of execution-unit check, unit exception, program check, or equipment malfunctioning and cause both the CHANNEL-END and DEVICE-END bits in the CSW to be off.

A CSW associated with conditions occurring after the operation at the subchannel has been terminated contains zero in the protection key, command address, and COUNT fields, provided the conditions are not cleared by STATUS I/O. These conditions include execution, control-unit-end, and device-end (one channel end when it occurs after termination of an operation on the selector channel by INIT I/O).

When the above conditions are cleared by STATUS I/O, only the status portion of the CSW is stored, and the original contents of the protection key, command address, and COUNT fields in location 64 are preserved. Similarly, only the status bits of the CSW are changed when the command is rejected or the operation at the subchannel is terminated during the execution of STATUS I/O or whenever INIT I/O causes CSW status to be stored.

Errors detected during execution of the I/O operation do not affect the validity of the CSW unless the CHANNEL CONTROL CHECK or INTERFACE CONTROL CHECK conditions are indicated. CHANNEL CONTROL CHECK indicates that equipment errors have been detected, which can cause any part of the CSW, as well as the address in the CSW identifying the I/O device, to be invalid. INTERFACE CONTROL CHECK indicates that the address identifying the device or the status bits received from the device may be invalid. The channel forces correct parity on invalid CSW fields.

Protection Key

A CSW stored to reflect the progress of an operation at the subchannel contains the protection key used in that operation. The content of this field is not affected by programming errors detected by the channel or by the condition causing termination of the operation.

Models in which the protection feature is not implemented cause an all-zero key to be stored.

Command Address

When the CSW is formed to reflect the progress of the I/O operation at the subchannel, the command address is normally eight higher than the address of the last CSW used in the operation.

The following table lists the contents of the command address field for all conditions that can cause the CSW to be stored. The conditions are listed in order of priority; that is, if two conditions are indicated or occur, the CSW appears as indicated for the condition higher on the list. The programming errors listed in the table refer to conditions included in program check.

CONDITION	CONSTANT	CONDITION	CONSTANT
Channel control check	Unpredictable	Channel control check	Unpredictable
Status stored by START I/O	Uncharged	Status stored by HALT I/O	Uncharged
Status stored by HALT I/O	Uncharged	Port error check	Unpredictable
Invalid CCW address spec. in TIC	Address of TIC - 8	Protection check	Unpredictable
Invalid CCW address in TIC	Address of TIC - 8	Checking check	Unpredictable
Invalid CCW address generated	Address first word CCW - 8	Terminal count end condition	Unpredictable
Invalid command code	Address of next CCW - 8	Termination by TIO device	Correct
Invalid count	Address of invalid CCW - 8	Termination by TAT T I/O	Correct
Invalid data address	Address of invalid CCW - 8	Termination by terminal	Unpredictable
Invalid CCW format	Address of invalid CCW - 8	Termination by terminal, following direct unit check, and exception with device ready or error condition	Unpredictable
Invalid sequence - 2 TIC's	Address of second TIC - 8	Termination by terminal, following byte timing, by unit check, or unit exception	Unpredictable
Protection check	Address of invalid CCW + 8	Program-controlled interruption	Unpredictable
Checking check	Address of last-used CCW - 8	Protective control check	Correct
Termination under input control	Address of last-used CCW - 8	Controlled unit end	Zero
Termination by I/O device	Address of last-used CCW - 8	Device end	Zero
Termination by HALT I/O	Address of last-used CCW - 8	Attention	Zero
Suspension of operation, returning due to unit check or unit exception with device ready or error condition	Address of last CCW used in the completed operation + 8	Busy	Zero
Termination on continued checking by attention, unit check, or unit exception	Address of CCW specifying the new operation - 8	Status Modifier	Zero
Program-controlled interrupt	Address of last-used CCW - 8	Status	Unpredictable
I/Os	Address of last-used CCW - 8		
Interface control check	Zero		
On, end after TIO on sel. ch.	Zero		
Control unit end	Zero		
Device end	Zero		
Attention	Zero		
Busy	Zero		
Status modifier	Zero		

Count

The residual count, in conjunction with the original count specified in the last CCW used, indicates the number of bytes transferred to or from the area designated by the CCW. When an input operation is terminated, the difference between the original count in the CCW and the residual count in the CCW is equal to the number of bytes transferred to main storage; on an output operation, the difference is equal to the number of bytes transferred to the I/O device.

The following table lists the contents of the count field for all conditions that can cause the CCW to be saved. The conditions are listed in the order of priority; that is, if two conditions are indicated to occur, the CCW appears as for the condition higher on the list.

CONDITION	CONSTANT
Channel control check	Unpredictable
Status stored by START I/O	Uncharged
Status stored by HALT I/O	Uncharged
Port error check	Unpredictable
Protection check	Unpredictable
Checking check	Unpredictable
Terminal count end condition	Unpredictable
Termination by TIO device	Correct
Termination by TAT T I/O	Correct
Termination by terminal	Unpredictable
Termination by terminal, following direct unit check, and exception with device ready or error condition	Unpredictable
Termination by terminal, following byte timing, by unit check, or unit exception	Unpredictable
Program-controlled interruption	Unpredictable
Protective control check	Correct
Controlled unit end	Zero
Device end	Zero
Attention	Zero
Busy	Zero
Status Modifier	Zero
Status	Unpredictable

The status bits identify the conditions that have been detected during the I/O operation that have caused a command to be rejected or that have been generated by external events.

The CCW contains at least one status bit, unless it is stored by START I/O saved to the multiplexor channel or the interruption condition responsible for the starting is caused by START I/O issued to the selector channel. In both of the latter cases, all status bits may be off.

When the channel detects several error conditions, all conditions may be indicated or only one may appear in the CCW, depending on the condition and model. Conditions associated with equipment malfunctioning have precedence, and whenever malfunctions causing an operation to be terminated, channel control check, interface control check, or channel data check is indicated, depending on the condition. When an operation is terminated by program check protection check, or checking check, the channel identifies

The condition responsible for the termination and may or may not indicate incorrect length. When a data error has been detected before termination due to program check, protection check, or chaining check, both data check and the programming error are identified.

If the CSW fetched on command chaining contains the *err*-flag but a programming error in the contents of the CSW or an unusual condition signaled by the device provides for initiation of the operation, the *err*-bit appears in the CCR associated with the interruptive condition. Similarly, if device status or a programming error in the contents of the CSW causes the command

or be rejected during execution of step 4/5, the status stored by step 4/6 contains the *err*-flag. The *err*-flag, however, is not included in the case of a programming error in the contents of the CSW prevents the operation from being initiated.

Conditions detected by the channel are not included in those identified by the device driver.

The following table summarizes the handling of status bits. The table lists the states and activities that can cause status indications to be created and the methods by which these indications can be placed in the CCR.

TABLE AND KEY TO CHANNEL AND STATUS STATES IN INTERRUPT

STATE	WHEN	WHEN	IN WHICH	WHEN										
Attention	C*									C	C*	S	S	S
Status bus fault										C	C	CS	CS	CS
Control violated										C*		CS	CS	CS
Busy										C	C	CS	CS	CS
Channel end										C*	C*	S	S	S
Device end	C*									C*	C*	S	S	S
Just check										C	C	CS	CS	CS
Just complete										C	C	S	S	S
Program-controlled interruption	C*									C	US	S	S	S
Transmit begin										C		S	S	S
Transmit fault										C*	US	S	S	S
Receive fault										C		S	S	S
Channel data check										C*		S	S	S
Channel control check	C*	C*	C*	C*	C*	C*	C*	C*	C*	C*	C*	CS	CS	CS
Transceiver check	C*	C*	C*	C*	C*	C*	C*	C*	C*	C*	C*	CS	CS	CS
Timing check										C	C	S	S	S

NOTES

C-The channel or the device driver code preserves the state conditions for indicated time. A CSW in the station portion is not necessarily stored at this time.

Condition codes channel and device end are created at the indicated time. Other conditions may have been created previously, but are not guaranteed to be present only at the indicated time. Examples of such conditions are program check and channel data check, which are detected while data are transferred, but are made available in the program only after channel end, unless the EOI flag or equivalent chaining coding have caused an interrupt condition to be generated earlier.

S-The status indicator is stored in the CSW at the indicated time.

An S appearing after indicates that the condition has been asserted previously. The letter C appearing with the S indicates that the status condition did not necessarily exist previously in the form that causes the program to be altered, and may have

been asserted by the last instruction or last interrupt. The specific equipment functionality may be detected during a T/O interrupt, causing channel control work or auxiliary control check to be indicated, or a code such as the 3292 Transmitter Control Unit may signal the control mismatch condition in response to interrupting by an I/O instruction, causing status indicator busy and control mismatch to be inserted in the CSW.

C-The status condition generates an, in the case of channel data check, may generate an interrupt, from condition.

Channel end and device end do not result in interrupt conditions when channel availability is specified and no error conditions have been detected.

C-The status indication can be asserted at the indicated time only by an immediate operation.

H-When an operation on the selective channel is terminated by HALT/TOP, forced end indicates the termination of the double-buffer portion of the operation at the current unit.

The system control panel contains the switches and lights necessary to operate and control the system. The system consists of the CPU, storage, channels, on-line control units, and I/O devices. Off-line control units and I/O devices, although part of the system environment, are not considered part of the system proper.

System controls are divided into three sections: operator control, operator intervention, and customer engineering control. Customer engineering controls are also available on some storage, channel, and controller frames.

No protection is made for locking out any section of the system control panel. The conditions under which individual controls are active are described for each case.

System Control Functions

The system-reset function resets the CPU, the channels, panel, and the ability to reset the system; to store and display information in storage, in registers and in the PSW; and to load initial program information.

System Reset

The system-reset function resets the CPU, the channels, and on-line, nonshared control units and I/O devices.

The CPU is placed in the stopped state and all pending interruptions are eliminated. The parity of general and floating-point registers, as well as the parity of the PSW, may be corrected. All error-status indicators are reset to zero.

In general, the system is placed in such a state that processing can be initiated without the occurrence of machine checks, except those caused by subsequent machine malfunction.

The reset state for a control unit or device is described in the appropriate System References Library (SRL) publication. Off-line control units are not reset. A system-reset signal from a CPU resets only the functions in a shared control unit or device belonging to that CPU. Any action performed by another CPU remains undisturbed.

The system-reset function is performed when the system-reset key is pressed when initial program

loading is initiated, or when a power-on sequence is performed.

Programming Notes

Because the system reset may occur in the middle of an operation, the contents of the PSW and of memory storage or storage locations are unpredictable. If the CPU is in the wait state when the system reset is performed, and CPU is not operating this uncertainty is eliminated.

Following a system reset, incorrect parity may exist in storage in all nodes and in the registers in some nodes. Since a machine check occurs when information with incorrect parity is used, the incorrect information should be replaced by valid new information.

Store and Display

The store-and-display function permits manual intervention in the progress of a program. The store and display function may be provided by a supervisor program in conjunction with proper I/O equipment and the interrupt key.

In the absence of an appropriate supervisor program, the controls on the operator's terminal panel permit the CPU to be placed in the stopped state and subsequently to store and display information in main storage, in general and floating-point registers, and in the instruction-address part of the PSW. The stopped state is achieved at the end of the current instruction when the stop key is pressed, when single instruction execution is specified, or when a preset address is reached. Once the desired interruption is completed, the CPU can be started again.

All basic store and display functions can be simulated by a supervisor program. The stopping and starting of the CPU in itself does not cause any alteration in program execution other than the time element involved (the transition from operating to stopped state is described under "Stopped State" in "Status-Switching".)

Interruption requests occurring during store-and-display functions do not interrupt or dog immediately but, key, in some cases, create a pending interrupt. This interrupt request can be removed by a system reset. Otherwise, the interrupt, when not masked off, is taken when the CPU is again in the operating state.

Initial Program Loading

Initial program loading (IPL) is provided for the initiation of processing when the contents of storage or the new are not suitable for further processing.

Initial program loading is initiated manually by selecting an input device with the load-unit switches and subsequently pressing the load key. When the multivector feature is installed, initial program loading may be initiated electronically by a signal received on one of the TRT in-lines.

Depressing the load key causes a system reset, turns on the load light, turns off the manual light, sets the prefix trigger (if present), and subsequently initiates a read operation from the selected input device. When reading is completed satisfactorily, a new new is obtained, the CPU starts operating, and the load light is turned off.

When a signal is received on one of the TRT in-lines, the same sequence of events takes place, except that the read operation is omitted.

System reset suspends all instruction processing, interrupt options, and timer updating, and also resets all channels, on-line nonshared control units, and I/O devices. The contents of general and floating-point registers remain unchanged, except that the reset procedure may introduce correct parity.

The prefix trigger is set after system reset. If manually initiated on, the trigger is set according to the state of the prefix-select key switch. When TRT is initiated by a signal on one of the two TRT in-lines, the trigger is set according to the identity of each line. The prefix trigger is part of the multivector feature.

If TRT is initiated manually, the selected input device starts reading. The first 24 bytes read are placed in storage locations 0-23. Storage protection, program-controlled termination, and a possible current-length indication are ignored. The double-word read into location 0 is used as the channel command word (CCW) for a subsequent read command. When chaining is specified in this case, the operation proceeds with the CCW in location 10.

After the input operation is performed, the I/O address is stored in bits 9-10 of the first word in storage. Bits 10-20 are made zero. Bits 0-15 remain unchanged. The input operation and the storing of the I/O address are not performed when TRT is initiated by means of the TRT in-lines.

The CPU subsequently fetches the double word in location 0 as a new new and proceeds under control of the new new. The load light is turned off. When the

I/O operations and new loading are not completed satisfactorily, the CPU stops, and the load light remains on.

Programming Notes

Initial program loading resembles a START RQ that specifies the I/O device selected in the load-unit switches and a zero protection key. The new for this START I/O has a read command, zero data address, a byte count of 24, command-chain tag on, suppress-length-indication flag on, program-controlled-termination tag off, and a virtual command address of zero.

"Initial" program loading reads new information into the first six words of storage. After the remainder of the TRT, program may be placed in any desired section of storage. It is possible to preserve such areas of storage as the timer and new locations, which may be helpful in program debugging.

If the selected input device is a disk, the TRT information is read from track 0.

The selected input device may be the channel-to-channel adapter involving two cards. A system reset on the adapter causes an attention signal to be sent to the addressed CPU. That CPU then should issue the write command necessary to load a program into main storage of the requesting CPU.

When the new in location 0 has bit 14 set to one, the CPU is in the wait state after the IPL procedure (the manual, the system, and the load lights are off, and the wait light is on). Interruptions that become pending during IPL are taken before instruction execution.

Operator Control Section

This section of the system control panel contains only the controls required by the operator when the CPU is operating under full supervisor control. Under supervisor control, a minimum of direct manual intervention is required, since the supervisor performs operations like store and display.

The main functions provided by the operator control section are the control and indication of power, the indication of system status, operator-to-machine communication, and initial program loading.

The operator control section, with the exception of the emergency pull switch, may be duplicated once as a remote panel on a console.

The following table lists all operator controls by the names on the panel or controls and describes them.

NAME	DESCRIPTION
Emergency pull	Pull switch.
Power On	Key, unlighted
Power Off	Key
Interrupt	Key
Wait	Light
Manual	Light
System	Light
Test	Light
Load	Light
Load Unit	Three rotary switches
Load	Key
Print Select	Key switch

* Multistate feature

Emergency Pull Switch

Pulling this switch turns off all power beyond the power entry terminal on every unit that is part of the system or that can be switched onto the system. Therefore, the switch controls the system proper and all off-line and shared control units and I/O devices.

The switch latches in the out position and can be restored to its in position by maintenance personnel only.

When the emergency pull switch is in the out position, the power-on key is ineffective.

Power-On Key

This key is pressed to initiate the power-on sequence of the system.

As part of the power-on sequence, a system reset is performed in such a way that the system performs no instructions or I/O operations until explicitly directed. The contents of main storage, including its protection keys, remain preserved.

The power-on key is backlit by LEDs when the power-on sequence is completed. The key is effective only when the emergency pull switch is in its in position.

Power-Off Key

The power-off key is pressed to initiate the power-off sequence of the system.

The contents of main storage and its protection keys are preserved.

Interrupt Key

The interrupt key is pressed to request an external interruption.

The interruption is taken when not masked off and when the CPU is not stopped. Otherwise, the interrupt-request message pending bit is in the interrupt-mask portion of the current key is made one to indicate that the interrupt key is the source of the external interruption.

Wait Light

The wait light is on when the CPU is in the wait state.

Manual Light

The manual light is on when the CPU is in the stopped state. Several of the manual controls are effective only when the CPU is stopped, that is, when the manual light is on.

System Light

The system light is on when the CPU cluster master or customer-engineering master is running.

Programming Note

The states indicated by the wait and manual lights are independent of each other; however, the state of the system light is not independent of the state of these two lights because of the definition of the running condition for the master. The following table shows possible conditions.

POWER STATE	KEY STATE	WAIT STATE	CPU STATE	SYSTEM STATE
off	off	off	Not Started	Not operating
off	off	on	Waiting	Not operating
on	on	off	Stopped	Not operating
on	on	on	Stopped	Not operating
			Waiting	
on	off	off	Running	Under control
on	off	on	Waiting	Operating
on	on	off	Stopped	Operating
on	on	on	Stopped	Operating
			Waiting	

Test Light

The test light is on when a manual control is not in its normal position or when a maintenance function is being performed for net, channels, or storage.

Any abnormal switch setting on the system control panel or on any separate maintenance panel for the net, storage, or channels that can affect the normal operation of a program causes the test light to be on.

The test light may be on when one or more diagnostic functions under control of usercode are activated or when certain abnormal circuit breaker or thermal conditions occur.

The test light does not reflect the state of marginal voltage controls.

Load Light

The load light is on during initial program loading; it is turned on when the load key is pressed and is turned off after the loading of the new PSS is completed successfully.

Load-Unit Switches

Three rotary switches provide the 11-bit address of the device to be used for initial program loading.

The leftmost rotary switch has eight positions labeled 0-7. The other two are 10-position rotary switches labeled with the hexadecimal characters 0-9, A-F.

Load Key

The load key is pressed to start initial program loading, and is effective while power is on the system.

Pref/Bin-Select Key Switch

The selection key switch provides the choice between main prefix and alternate prefix during manually initiated initial program loading.

The setting of the switch determines the action of the prefix trigger following the system reset after the load key is pressed.

The switch is part of the multisystem feature.

Operator Intervention Section

This section of the system control panel contains the controls required for the operator to intervene in normal programming operation. These controls may be intermixed with the customer engineering controls, and additional switch features and nomenclature may be provided, depending on the model.

Operator intervention provides the system reset and the store-and-display functions. Compatibility in performing these functions is maintained, except that the word size usage for store and display depends on the physical word size of storage. For the model, switches for display of the instruction address are absent on models that continuously display the instruction address.

The following table lists all intervention controls by the names on the panel or controls and describes them.

Control	Description
System Reset	Key
Stop	Key
Rate	Rotary switch
Start	Key
Storage Select	Rotary or key switch
Address	Rotary or key switches
On/Off	Rotary or key switches
Start	Key
Display	Key
Set (U)	Key
Alt/Alt+Comma	Rotary or key switches
Alternate Prefix*	Light
Multisystem feature	

System-Reset Key

The system-reset key is pressed to cause a system reset; it is effective while power is on the system. The reset function does not affect any off-line or shared devices.

Stop Key

The stop key is pressed to cause the CPU to enter the stopped state. It is effective while power is on the system.

Programming State

Pressing the stop key has no effect when a continuous string of interruptions is performed or when the CPU is unable to complete an instruction because of machine stallout. The effect of pressing the key is indicated by the status of the manual light as the computer enters the stopped state.

Rate Switch

This rotary switch indicates the way in which instructions are to be performed.

The switch has two or more positions, depending on model. The vertical position is marked *process*. In that position, the system starts operating at normal speed when the start key is pressed. The position left of vertical is marked *interrupt-to-stop*. When the start key is pressed with the rate switch in this position, one complete instruction is performed, and all pending, not masked interruptions are subsequently taken. The CPU next returns to the stopped state.

Any instruction can be executed with the rate switch set to *interrupt-to-stop*. Input-output operations are completed to the interruption point. When the CPU is in the wait state, no instruction is performed, but pending interruptions, if any, are taken before the CPU returns to the stopped state. Initial program loading is completed with the loading of the new PSW before any instruction is performed. The time is not calculated while the rate switch is set to *instruction step*.

The *on* light is on when the rate switch is not set to *process*.

The position of the rate switch should be changed only while the CPU is in the stopped state. Otherwise unpredictable results occur.

Start Key

The start key is pressed to start instruction execution in the manner defined by the rate switch.

Pressing the start key after a normal stop causes instruction processing to continue as if no stop had occurred, provided that the rate switch is in the process or interrupt-to-stop position. If the key is pressed after a system reset, the instruction designated by the instruction address in the PSW is the first instruction executed. In some models, the start key cannot be pressed after a system reset until a new instruction address or PSW is indicated by pressing the set or load switch.

The key is effective only while the CPU is in the stopped state.

Storage-Select Switch

The storage area to be addressed by the address switches is selected by the storage-select switches.

The switch can select main storage, the general registers, the floating-point registers and, in some cases, the instruction-address part of the PC.

When the general or floating-point registers are not addressed directly but must be addressed by using another address such as a location location, information is included on the panel to enable an operator to compute the required address.

The switch can be manipulated without disrupting CPU operations.

Address Switches

The address switches address a location in a storage area and can be manipulated without disrupting CPU operations. The address switches, with the storage-select switch, permit access to any addressable location. Correct address parity is generated.

Data Switches

The data switches specify the data to be stored in the location specified by the storage-select switch and address switches.

The number of data switches is sufficient to allow storage of a full physical storage word. Correct data parity is generated. Some models generate either correct or incorrect parity under switch control.

Store Key

The store key is pressed to store information in the location specified by the storage-select switch and address switches.

The contents of the data switches are placed in the main storage, general register or floating-point register location specified. Storage protection is ignored. When the location designated by the address switches and storage-select switch is not available, data are not stored.

The key is effective only while the CPU is in the stopped state.

Display Key

The display key is pressed to display information in the location specified by the storage-select switch and address switches.

The data in the main storage, general register or floating-point register location, or in the instruction

address part of the PC specified by the address switches and the storage-select switch, are displayed. When the designated location is not available, the displayed information is unpredictable. In some models the current instruction address is continuously displayed and hence is not explicitly selected.

The key is effective only while the CPU is in the stopped state.

Set IC Key

This key is pressed to enter an address into the instruction-address part of the current PC.

The key is effective only while the CPU is in the stopped state.

The address in the address switches is entered in bits 40-63 of the current PC. In some models the address is obtained from the data switches.

Address-Compare Switches

These noisy or key switches provide a means of stopping the CPU on a successful address comparison.

When these switches are set to the stop position, the address in the address switches is compared against the value of the instruction address in all words and against all addresses in some models. An equal comparison causes the CPU to enter the stopped state. Comparison includes only the part of the instruction address that addresses the physical word size of storage.

Comparison of the entire halfword instruction address is provided in some models, as is the ability to compare data addresses.

The address compare switches can be manipulated without disrupting CPU operations other than by causing the address-comparison stop. When they are set to any position but normal, the test light is on.

Programming Note

When no address not used in the program is selected by the address switches, the CPU runs as if the address compare switches were set to normal, except for the reduction in performance which may be caused by the address comparator.

Alternate-Prefix Light

The alternate-prefix light is on when the prefix trigger is in its alternate state. The light is part of the multi-system feature.

Customer Engineering Section

This section of the system control panel contains controls intended only for customer-engineering use.

Appendix A. Instruction Use Examples

The following examples illustrate the use of many System/320 instructions. Note that these examples closely approximate machine language to best illustrate the operation of the system. For clarity, the mnemonic for each operation code is used instead of the actual machine code. In addition, whenever possible, the contents of registers, storage locations, and so on, are given in decimal notation rather than the actual binary formats. When binary formats are used, they are segmented into bytes (eight bits) for ease of visual comparison.

Included at the end of this Appendix are programming examples that utilize the assembly language symbols and formats.

Load Complement

The two's complement of general register 4 is to be placed into general register 2.

Assume:

Condition code = 2, greater than zero.
Reg 2 (before) 00000000 00000000 00000000 00000000
Reg 4 00000000 00000000 00000000 00000000

The instruction is:

opcode	t	n	s
LCR	2	4	

Reg 2 (after) 1111111111111111 11101 000101011
Reg 2 contains the two's complement of Reg 4.
Condition code setting is 1, less than zero.

Load Multiple

General registers 5, 6, and 7 are to be loaded from consecutive words starting at 3200.

Assume:

Reg 5 (before) 01 00 75 00
Reg 6 (before) 00 00 00 20
Reg 7 (before) 00 72 77 45
Reg 12 00 00 00 00
Loc 3200-3202 01 12 77 25
Loc 3204-3207 01 00 25 00
Loc 3208-3211 77 20 40 12

The result is:

opcode	t	n	b	s
LMI	5	7	12	200

Reg 5 (after) 00 12 67 25
Reg 6 (after) 00 00 25 00
Reg 7 (after) 77 20 40 12
Condition code unchanged.

Compare

The contents of register 4 are to be algebraically compared with the contents of register 2.

Assume:

Reg 2 00 00 00 52
Reg 4 00 00 00 47
The instruction is:

opcode	t	n
CR	4	2

Condition code = 1, first operand low.

Divide (Fixed Point)

The contents of the even/odd pair of general registers 6 and 7 are to be divided by the contents of general register 4.

Assume:

Reg 6 (before) 00000000 00000000 00000000 00000000 (first word)
Reg 7 (before) 00000000 00000000 00000000 11011101 = +1279 (second word);
Reg 4 00000000 00000000 00000000 00110010 = +30
The instruction is:

opcode	t	n
DR	6	7

Reg 6 (after) 00000000 00000000 00000000 00000000 (quotient register (remainder) = -42)
Reg 7 (after) 00000000 00000000 00000000 00000000 (quotient register (quotient) = +15 (condition code unchanged)).

The instruction divides the contents of registers 6 and 7 by the content of register 4. The quotient replaces the content of register 7, and the remainder replaces the content of register 6.

Convert to Binary

The signed packed decimal field at double-word location 1000-1002 is to be converted into a binary integer and placed in general register 5.

Assume:

Reg 5 00 00 40 30
Reg 6 00 00 00 00
Loc 1000-1002 00 00 00 10 00 25 50 90
Reg 7 (before) 11111111 11000001 111111 00111111

The instruction is:

Op Code	R	S	A	B	C
CVB	7	5	6	50	

Loc 7 (after) 00000004H 40000000H 0110001111111010
Condition code unchanged.

Convert to Decimal

The binary contents of general register R are to be converted into a packed decimal integer of 15 digits and sign and stored in double-word location 2000.

Assume:

Reg 4	00 00 20 40
Reg 5	00 00 18 00
Loc 2000 (before)	00000000 00000000 01011001 01000000
Loc 2000 (after)	31 47 83 37 42 73 21 17

The instruction is:

Op Code	R	S	A	B	C
CVB	5	4	5	100	

Loc 2000 (after) 30 00 30 00 00 20 00 1—
Condition code unchanged.

Store Multiple

The contents of general registers 14, 15, 0, and 1 are to be stored in consecutive words starting with 4000.

Assume:

Reg 14	00 00 25 63
Reg 15	00 01 27 30
Reg 0	12 33 00 02
Reg 1	73 25 15 57
Reg 6	00 00 00 00
Loc 4000-4003 (before)	63 25 15 32
Loc 4004-4007 (before)	17 25 03 18
Loc 4008-400B (before)	07 16 35 71
Loc 400C-400F (before)	96 07 45 21

The instruction is:

Op Code	R	S	A	B	C
STM	14	5	6	51	

Loc 4000-4003 (after) 00 00 25 63
Loc 4004-4007 (after) 00 01 27 30
Loc 4008-400B (after) 12 33 00 02
Loc 400C-400F (after) 73 25 15 57
Condition code unchanged.

Decimal Add

The signed, packed decimal field at location 500-503 is to be added to the signed, packed decimal field at location 2000-2003.

Assume:

Reg 12	00 00 20 00
Reg 13	00 00 04 30
Loc 2000-2003 (before)	38 45 0—
Loc 2000-2003 (after)	01 12 34 34

The instruction is:

Op Code	R	S	A	B	C
AP	3	3	12	0	18 20 53

Loc 2000-2003 (after) 73 48 5—
Condition code = 0; source less than zero.

Zero and Add

The signed, packed decimal field at location 4000-4003 is to be moved to location 4000-4004 with four leading zeros in the result field.

Assume:

Reg 9	00 00 40 70
Loc 4000-4004 (before)	12 34 50 75 50
Loc 4000-4003	28 45 0—

The instruction is:

Op Code	R	S	A	B	C
Z4P	4	2	9	7	500 53

Loc 4000-4004 (after) 20 00 38 45 0—
Condition code = 1; result less than zero.

Compare Decimal

The contents of location 700-703 are to be compared algebraically with the contents of location 500-503.

Assume:

Reg 12	10 00 33 51
Reg 13	00 00 24 63
Loc 500-503	17 27 35 61
Loc 700-703	36 72 14 21

The instruction is:

Op Code	R	S	A	B	C
CLT	3	2	12	150	15 15 53

Condition code = 2; first operand is high.

Multiply Decimal

The signed, packed decimal field in location 200-204 is to be multiplied by the signed, packed decimal field in location 500-501, and the product is to be placed in location 1200-1204.

Assume:

Reg 4	00 00 32 07
Reg 6	00 00 02 50
Loc 1200-1204 (before)	00 50 38 48 0—
Loc 500-501	32 1—

The instruction is:

Op Code	R	S	A	B	C
MUL	2	4	—	4	250 53

Loc 1200-1204 (after) 01 23 45 00 0+
Condition code; unchanged.

Divide Decimal

The signed, packed decimal field at location 2000-2004 is to be divided by the packed decimal field at location 3000-3001.

Assume:

Reg 12	00 00 00 00
Reg 13	00 00 00 00
Loc 2000-2001 (before)	01 03 15 07 08
Loc 3000-3001	02 01

The instruction is:

Register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
PACK	1	4	1	12	200	3	15	0	00	00	00	00	00	00	00	00

Loc 2000-2001 (after) 00 03 00 00 00 00
where the quotient is 00100 and the remainder is 00 01.
Condition code unchanged.

Pack

Assume locations 1000-1004 contain the following:

21 22 23 24 25
where Z = four bit sign code
S = four bit sign code

The field is to be in packed format with two leading zeros and placed in location 2000-2003.

Reg 12	00 00 00 00
Reg 13	00 00 00 00
Loc 1000-1004	21 22 23 24 25
Loc 2000-2003 (before)	A 00 00 00

The instruction is:

Register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
PACK	1	4	0	0	2	0	3	2	12	0	0	0	0	0	0	0

Loc 2000-2003 (after) 00 12 07 05
Condition code unchanged.

Unpack

Assume locations 2001-5005 contains the following fields:

12 34 55

This field is to be put into zoned format and placed in the locations 1000-1004 where S is a four bit sign code.

Reg 12	00 01 10 00
Reg 13	00 01 25 00
Loc 2001-2004	12 34 55
Loc 3001-3004 (before)	A 00 00 00

The instruction is:

Register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
UNPK	4	9	12	0	0	3	0	15	0	0	0	0	0	0	0	0

and resulting:
Loc 3001-3004 (after) 61 02 23 24 55
where 6 is a four bit sign code
Condition code unchanged.

Move with Offset

The unsigned three-byte field at location 4000-4002 is to be moved to location 5000-5003 and given the sign of the one byte field located at 5003.

Assume:

Reg 14	00 00 00 00
Reg 15	00 00 00 00
Loc 5001-5003 (before)	77 55 00 01
Loc 4000-4002	20 31 68

The instruction is:

Register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MVR	1	2	12	500	3	0	0	500	3	0	0	0	0	0	0	0

Loc 5001-5003 (after) 00 00 00 01
Condition code unchanged.

Move Immediate

A dollar sign (\$) is to be placed in location 2100, leaving locations 2101-2105 unchanged. Let Z reg represent a four-bit word.

Assume:

Reg 12	00 00 20 10
Loc 2100-2105 (before)	70 71 72 73 74 75

The instruction is:

Register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MVI	1	0	12	0	0	0	0	0	0	0	0	0	0	0	0	0

Loc 2100-2105 (after) 00 21 22 23 24 25
Condition code unchanged.

Move Numeric

Let X and Y represent four-bit zones. The numeric parts of the eight-bit characters in the field at locations 5000-5003/4 are to be replaced by the numeric parts of eight-bit characters at locations 8000-8003/4.

Assume:

Reg 12	00 00 00 00
Reg 13	00 00 00 00
Loc 8000-8003 (before)	Y1 Y2 Y3 Y4 Y5
Loc 5000-5003	X1 X2 X3 X4 X5

The instruction is:

Register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MVN	1	2	12	70	3	15	0	00	3	0	0	0	0	0	0	0

Loc 8000-8003 (after) Y1 Y2 Y3 Y4 Y5
Condition code unchanged.

Move Zones

Let X and Y represent four-bit zones in the eight-bit characters making up the fields at least on 2000-2010 and 3000-3011, respectively. The zones of the field at 2000-2010 are to be replaced by the zones from loc. 3007-3011.

Assume:

Reg 13	00 00 20 00
Reg 15	00 00 70 00
Loc 2000-3000 (Initial)	31 71 22 24 25
Loc 2007-2014	31 72 34 35 36

The instruction is:

Op Code	b	c	d	e	f	g
MVZB	4	12	6	25	16	7

Loc 2007-2014 (after) 31 72 34 35 36
Condition code unchanged.

AND (Register to Register)

When two operands are combined by an and, they are matched bit-for-bit. If corresponding bits are both 1, the result is 1. If either is 0, the result is 0. For example, if the logical and of reg 5, bit 6, and 5 is to be taken,

Assume:

Reg 6	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Reg 5 (before)	00000000 00000000 00000000 00000000 00000000 00000000 00000000 01110101

The instruction is:

Op Code	b	c	d
NR	6	5	6

Reg 5 (after) 00000000 00000000 00000000 00000000 00000000 01010010
Condition code = 1; not all-zero result.

OR

When two operands are combined by an or, they are matched bit-for-bit. If either of the corresponding bits is 1, the result is 1. If both are 0, the result is 0. For example, if the logical or of register 6 and 6 is to be taken,

Assume:

Reg 6	00000000 00000000 00000000 00000000 00000000 10110111
Reg 5 (before)	00000000 00000000 00000000 00000000 00000000 11101101

The instruction is:

Op Code	b	c
OR	5	6

Reg 5 (after) 00000000 00000000 00000000 00000000 00000000 11110111
Condition code = 1; not all-zero result.

Exclusive OR

When two operands are combined by an exclusive or, they are matched bit-for-bit. If the corresponding bits match (both 0 or both 1), the result is 0. If they differ, the result is 1. For example, if the exclusive or of register 5 and 6 is to be taken,

Assume:

Reg 6	00000000 00000000 00000000 00000000 10110111
Reg 5 (before)	00000000 00000000 00000000 00000000 00000000 11101101

The instruction is:

Op Code	b	c	d
XOR	5	6	6

Reg 5 (after) 00000000 00000000 00000000 00000000 00000000 01111010
Condition code = 1; not all-zero result.

Test Under Mask

Test bit positions 0, 2, 3, and 6 of a given byte in storage to determine if all of these bit positions contain ones. A user cause mask with a mask of 10110110 = 178₁₆ is need. The byte to be tested is stored at location 1230 and contains 01101101.

Assume:

Reg 10	00 00 12 30
--------	-------------

The instruction is:

Op Code	b	c	d
TUM	120	19	20

Mask byte: 11110110 10111010
Byte tested: 01101101
Masked result: 01101101
Condition code = 1; some selected bits are 0, some selected bits are 1.

Insert Character

The character at location 4206 is to be inserted into the low-order eight bits of reg 5 at 7.

Assume:

Reg 7 (before)	00000000 10110110 10001010 01101101
Reg 6	00 00 00 00
Reg 5	00 00 00 00
Loc 4206	00000111

The instruction is:

Op Code	b	c	d
IC	7	4	5

Reg 5 (after) 00000000 10111110 10001010 01101101
Condition code unchanged.

Load Address

The effective address obtained by adding 2000 to the low-order 24 bits of general registers 3 and 2, is to be placed in general register 4.

Assume:

Reg 4 (before)	73 16 07 14
Reg 3	00 03 03 10
Reg 2	00 00 02 00

The instruction is:

Op Code	b	c	d
LAD	4	3	2

Reg 4 (after) 00 03 12 10
Condition code unchanged.

Translate

Assume a stream of 20 characters comes into location 2100 in ASCII code (extended to eight bits). Translate the record.

Assume

Reg 12 00 00 00 00
 Reg 15 00 00 00 00
 Loc 2100 2119 (before) JOHN JONES 557 W. 35

The instruction is:

Op Code	L	B ₁	B ₂	B ₃	B ₄
TR	29	12	0	15	0

Loc 2100-2119 (4 bytes) JOHN JONES 557 W. 35

where the overbar means the same graphic character.

Condition code unchanged.

Translate Table

Loc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056

Note: if all possible combinations of eight bits (i.e., 256 combinations) cannot appear in the sentence being translated, then a table less than 256 bytes can be used.

Translate and Test

Assume that an Autoencoder statement, logically on 3000-3049, is to be scanned for various punctuation marks. A translate and test table is constructed with zeros for all positions except where punctuation marks are assigned.

Assume:

Loc 1 (before) 00 10 00 . 00
 Loc 2 (before) 00 10 00 . 00
 Loc 3 00 10 00 . 00
 Loc 4 00 10 00 . 00
 Loc 500-5049 (before) zero vector (all word 'E')

The instruction is:

Op Code	L	B ₁	B ₂	B ₃	B ₄
TR	29	12	0	15	0

Loc 1 (after) 00 20 00 E1

Loc 2 (after) 00 20 00 20

Condition code = 1; scan not completed

In general, translation and test is executed by use of **translate**, which strips off the length specification from a register. In this way a complete statement can be performed with a single **translate** and **test** instruction repeated over and over by means of **loop**. This is done by computing the length of the remaining part of the statement to be scanned in a general register, and referencing that register in the L-field of **translate**, whose address references a scan table for that instruction in which L=0, B₁=1, B₂=1 and the B₃ and B₄ fields give the bytes to be mapped in the scan.

Translate and Test Table

Loc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
2000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2002	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2004	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2005	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2006	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2007	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2008	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2009	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2010	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2011	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2012	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2013	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2014	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2015	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2017	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2018	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2019	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2020	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2021	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2022	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2023	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2024	0	0	0																	

Edit and Edit and Mark

The following examples show the step by step editing of a packed field with a length specification of four significant pattern 12 bytes long. The following symbols are used:

Symbol	Description
b	Blank character
c	Significant character
f	Field separator character
d	Digit and decimal

Assume:

Loc 1000-1012 (first operand)
Loc 1200-1203 (second operand)
Reg R7C
Reg R12

The instruction is:

cycle	0	1	2	3	4	5	6	7
ED	12	12	0	0	12	200	0	0

and provides the following:

parameter name	symbolic	hex code	description
b	1	leave field, d7h, dbbCR	
d	0	11	blk1, d7h, dbbCR
d	2	01	blk2, d7h, dbbCR
c	5	00	leave same
c	6+	01	digit b7h, 50h, dbbCR
c	7	01	digit b7h, 51h, dbbCR
c	4	01	digit b7h, 52h, dbbCR
c	3	01	leave same
d	2	01	digit b7h, 53h, 2b7C11
d	6+	01	digit b7h, 53h, 2b7C11
b	0	11	same
C	0	01	b7h, 53h, 2b7C11
B	0	01	b7h, 53h, 2b7C11

Thus:

Loc 1000-1012 (after) b7h, 53h, 2b7C11

Notes:

- This character is saved by the B character.
- First character digit set 5 (type 0A).
- The sign in this case is 'plus' (hex 00).
- Condition code = 2; result greater than zero.

If the second operand in location 1200-1203 is 00 02 0-, the following results are obtained:

Loc 1000-1012 (before) b7h, 53h, 2b7C11
Loc 1000-1012 (after) b7h, 53h, 20 00
Condition code = 1; result less than zero

In this case the significant-sign character in the pattern causes the decimal part to be left unchanged. The minus sign does not reset the S trigger so that the en symbol is also preserved.

In the edit example above, if the initial character of the pattern was an asterisk, then asterisk-preposition would be achieved.

In the same example, if `*,*,*,*` was used:

Reg 1 (before) 00 12 53 50
Reg 1 (after) 00 4b 10 00

Branch On Condition

Assume a prior operation has been performed which resulted in setting the condition code in the new. The program is to branch if the result of the previous operation is nonzero.

The branch on condition with a mask of 0111 = 7-, in the M field becomes a Branch-on-condition instruction.

Reg 5 00 60 01 00
Reg 12 00 04 00 00

The instruction is:

cycle	0	1	2	3	4
BC	7	5	12	100	

will cause a branch to location 20,000, provided the condition code is not zero.

Condition code settings are unchanged.

Execute

The EX instruction at location 350 is to be executed by means of execute.

Assume:

Reg 8 00 00 100 10
Reg 12 00 00 00 30
Loc 350 A1 1E

The instruction is:

cycle	0	1	2	3	4
EX	0	0	12	10	

The EX executes the AND instruction and takes the next sequential carriage return after EXECUTE.

The next character instruction MVC at loc 10,1200 is to be executed, and the number of characters to be moved is computed in register d.

Assume:

Loc 5 (rightmost 6 bits) 0..1,0000 = 112,
Loc 7 00 00 00 32
Loc 9 00 00 10 50
Loc 1200 move 0, 1, 100, 12, 1000
Length field (8 bits) = 0000 0000

The instruction is:

cycle	0	1	2	3	4
EX	0	0	12	10	

The rightmost eight bits of 112 are used with the length portion (positions 5-15) of the instruction being executed at location 1200 prior to execution of MVC. However, the serial instruction at location 1200 to

memory unorganized, and the instruction generally executed by read/write is:

Address	-	3	2	1	0	Source		
ABC	0	112	115	100	0	112	100	0

to provide a move with a length of 112 bytes and thus move 113 bytes.

Assembly Language Examples

These programming examples use the System 360 assembly language format and mnemonics. In general the operands are shown symbolically with indexing or length specification following the symbol and enclosed in parentheses. Lengths are given as the total number of bytes in the field. This differs from the machine definition regarding lengths which states that the length is the number of bytes to be moved to the field address to obtain the address of the last byte of the field. Thus the machine length is one less than the assembly-language length. The assembly language automatically subtracts one from the length specified when the instruction is assembled.

Examples

1. Decimal right shift — even number of places.

Assume symbolic location "Source" is

Source = 12 34 56 78 99

and we wish to do 4 places.

Some instructions (moves) can be used to accomplish this.

Address	-	3	2	1	0	Source
ABC	0	Source + 4 (1)	Source + 4	12 34 56 78 99	0	12 34 56 78 99 00

By using a length of 4 instead of 5, no operations using specific length is needed; the result is accomplished well.

2. Decimal right shift — odd number of places.

Source = 12 34 56 78 99

Assume we wish to do 3 places.

The move will set zero, but not in zero.

Address	-	3	2	1	0	Source
ABC	0	Source (5)	Source + 5	12 34 56 78 99	00 00 00 00 00	

3. Decimal left shift — even number of places.

Assume the following at symbolic location "Source":

Zero = 00 00

Source = 12 34 56 78 99

A left shift of four places can be performed as follows:

Address	-	3	2	1	0	Source
ABC	0	Source + 7 (1)	Source + 7	12 34 56 78 99 00 00	00 00 00 00 00 00 00	
		Source + 6 (1)	Source + 6	12 34 56 78 99 00 00	00 00 00 00 00 00 00	
		Source + 4 (1)	Source + 4	12 34 56 78 99 00 00	00 00 00 00 00 00 00	

Note that code 240₁₆ is the maximum \times instruction provides a result of 11110000₁₆ which is to be used to make the addition positions zero.

4. Decimal left shift — odd number of places

Zero = 00 00

Source = 12 34 56 78 99

Assume the shift to be three places.

Address	-	3	2	1	0	Source
ABC	0	Source + 5 (2)	Zero	12 34 56 78 99 00 00	00 00 00 00 00 00 00	
		Source + 6 (1)	Source + 1	12 34 56 78 99 00 00	00 00 00 00 00 00 00	
		Source + 4 (2)	Source + 2	12 34 56 78 99 00 00	00 00 00 00 00 00 00	
		Source (5)	Source (5)	01 23 45 57 89 00 00	00 00 00 00 00 00 00	

5. A master inventory file is to be updated by issue and receive transactions. There may be multiple transactions pertaining to a master record. Both insertive and update master records are to be rewritten. The following calculations are performed to update the master:

Receipts

1. Receipt quantity (x units) = receipt cost
2. Receipt cost + total cost = new total cost
3. Receipt quantity + quantity on hand = new quantity
4. New total cost = new quantity = new average unit cost

Issues

1. Quantity on hand - issue quantity = new quantity (If quantity on hand is less than issue quantity, go to an exception routine).
2. Issue quantity (x) average unit cost = issue cost
3. Total cost - issue cost = new total cost
4. If new quantity is not greater than the reorder level go to an exception routine.

Record Description

Master Record:

Name # : 5 alphanumeric characters

Description: 20 alphanumeric characters

Quantity: 7 digits plus sign

Unit cost: 11 digits plus sign (2 decimal places)

Average unit cost: 7 digits plus sign (3 decimal places)

Reorder level: 5 digits plus sign

Transaction Record:

Type code: 1 digit plus sign

(plus 1 = receipt)

(plus 2 = issue)

Item #: 6 alphanumeric characters

Quantity: 6 digits plus sign

Receipt unit cost: 6 digits plus sign (2 decimal places)

IBM

WPS Office 3.1.0.20200 Beta 2021

522

MAINMASTER INVENTORY FILE MAINTENANCE										INVENTORY INFORMATION										TRANSACTIONS									
PROGRAM					DATA					ITEMS					ITEMS					ITEMS									
Line	Number	Description	Value	Unit	Line	Number	Description	Value	Unit	Line	Number	Description	Value	Unit	Line	Number	Description	Value	Unit	Line	Number	Description	Value	Unit	Line	Number	Description	Value	Unit
1	MAINMASTER	MAINMASTER	1	1	2	1	ITEM	1	1	3	1	ITEM NUMBER	1	1	4	1	ITEM DESCRIPTION	1	1	5	1	QUANTITY	1	1	6	1	TOTAL COST	1	1
2	MAINMASTER	MAINMASTER	1	1	3	1	ITEM	1	1	4	1	AVERAGE COST	1	1	5	1	REORDER LEVEL	1	1	6	1	TRANSACTION CODE AREA	1	1	7	1	TRANSACTION CODE	1	1
3	MAINMASTER	MAINMASTER	1	1	4	1	ITEM	1	1	5	1	ITEM NUMBER	1	1	6	1	ITEM DESCRIPTION	1	1	7	1	QUANTITY	1	1	8	1	UNIT COST	1	1
4	MAINMASTER	MAINMASTER	1	1	5	1	ITEM	1	1	6	1	PRODUCT WORK AREA	1	1	7	1	ITEMS COUNT	1	1	8	1	ADJUSTMENT CODE AREA	1	1	9	1	CONSTANT PRICE ADJUSTMENT	1	1
5	MAINMASTER	MAINMASTER	1	1	6	1	ITEM	1	1	7	1	GET FIRST ADJUST	1	1	8	1	SET TRANSACTION	1	1	9	1	ADJUSTMENT PRICE	1	1	10	1	TO EQUAL IF MISSING	1	1
6	MAINMASTER	MAINMASTER	1	1	7	1	ITEM	1	1	8	1	TO EQUAL IF HAS UNIT PRICE	1	1	9	1	TO RECALL IF HAS UNIT PRICE	1	1	10	1	TO EXCEPT IF HAS UNIT PRICE	1	1	11	1	UPDATE MASTER	1	1
7	MAINMASTER	MAINMASTER	1	1	8	1	ITEM	1	1	9	1	READ MASTER RECORD	1	1	10	1		1	1	11	1		1	1	12	1		1	1
8	MAINMASTER	MAINMASTER	1	1	9	1	ITEM	1	1	10	1		1	1	11	1		1	1	12	1		1	1	13	1		1	1
9	MAINMASTER	MAINMASTER	1	1	10	1	ITEM	1	1	11	1		1	1	12	1		1	1	13	1		1	1	14	1		1	1
10	MAINMASTER	MAINMASTER	1	1	11	1	ITEM	1	1	12	1		1	1	13	1		1	1	14	1		1	1	15	1		1	1
11	MAINMASTER	MAINMASTER	1	1	12	1	ITEM	1	1	13	1		1	1	14	1		1	1	15	1		1	1	16	1		1	1
12	MAINMASTER	MAINMASTER	1	1	13	1	ITEM	1	1	14	1		1	1	15	1		1	1	16	1		1	1	17	1		1	1
13	MAINMASTER	MAINMASTER	1	1	14	1	ITEM	1	1	15	1		1	1	16	1		1	1	17	1		1	1	18	1		1	1
14	MAINMASTER	MAINMASTER	1	1	15	1	ITEM	1	1	16	1		1	1	17	1		1	1	18	1		1	1	19	1		1	1
15	MAINMASTER	MAINMASTER	1	1	16	1	ITEM	1	1	17	1		1	1	18	1		1	1	19	1		1	1	20	1		1	1
16	MAINMASTER	MAINMASTER	1	1	17	1	ITEM	1	1	18	1		1	1	19	1		1	1	20	1		1	1	21	1		1	1
17	MAINMASTER	MAINMASTER	1	1	18	1	ITEM	1	1	19	1		1	1	20	1		1	1	21	1		1	1	22	1		1	1
18	MAINMASTER	MAINMASTER	1	1	19	1	ITEM	1	1	20	1		1	1	21	1		1	1	22	1		1	1	23	1		1	1
19	MAINMASTER	MAINMASTER	1	1	20	1	ITEM	1	1	21	1		1	1	22	1		1	1	23	1		1	1	24	1		1	1
20	MAINMASTER	MAINMASTER	1	1	21	1	ITEM	1	1	22	1		1	1	23	1		1	1	24	1		1	1	25	1		1	1
21	MAINMASTER	MAINMASTER	1	1	22	1	ITEM	1	1	23	1		1	1	24	1		1	1	25	1		1	1	26	1		1	1
22	MAINMASTER	MAINMASTER	1	1	23	1	ITEM	1	1	24	1		1	1	25	1		1	1	26	1		1	1	27	1		1	1
23	MAINMASTER	MAINMASTER	1	1	24	1	ITEM	1	1	25	1		1	1	26	1		1	1	27	1		1	1	28	1		1	1
24	MAINMASTER	MAINMASTER	1	1	25	1	ITEM	1	1	26	1		1	1	27	1		1	1	28	1		1	1	29	1		1	1
25	MAINMASTER	MAINMASTER	1	1	26	1	ITEM	1	1	27	1		1	1	28	1		1	1	29	1		1	1	30	1		1	1
26	MAINMASTER	MAINMASTER	1	1	27	1	ITEM	1	1	28	1		1	1	29	1		1	1	30	1		1	1	31	1		1	1
27	MAINMASTER	MAINMASTER	1	1	28	1	ITEM	1	1	29	1		1	1	30	1		1	1	31	1		1	1	32	1		1	1
28	MAINMASTER	MAINMASTER	1	1	29	1	ITEM	1	1	30	1		1	1	31	1		1	1	32	1		1	1	33	1		1	1
29	MAINMASTER	MAINMASTER	1	1	30	1	ITEM	1	1	31	1		1	1	32	1		1	1	33	1		1	1	34	1		1	1
30	MAINMASTER	MAINMASTER	1	1	31	1	ITEM	1	1	32	1		1	1	33	1		1	1	34	1		1	1	35	1		1	1
31	MAINMASTER	MAINMASTER	1	1	32	1	ITEM	1	1	33	1		1	1	34	1		1	1	35	1		1	1	36	1		1	1
32	MAINMASTER	MAINMASTER	1	1	33	1	ITEM	1	1	34	1		1	1	35	1		1	1	36	1		1	1	37	1		1	1
33	MAINMASTER	MAINMASTER	1	1	34	1	ITEM	1	1	35	1		1	1	36	1		1	1	37	1		1	1	38	1		1	1
34	MAINMASTER	MAINMASTER	1	1	35	1	ITEM	1	1	36	1		1	1	37	1		1	1	38	1		1	1	39	1		1	1
35	MAINMASTER	MAINMASTER	1	1	36	1	ITEM	1	1	37	1		1	1	38	1		1	1	39	1		1	1	40	1		1	1
36	MAINMASTER	MAINMASTER	1	1	37	1	ITEM	1	1	38	1		1	1	39	1		1	1	40	1		1	1	41	1		1	1
37	MAINMASTER	MAINMASTER	1	1	38	1	ITEM	1	1	39	1		1	1	40	1		1	1	41	1		1	1	42	1		1	1
38	MAINMASTER	MAINMASTER	1	1	39	1	ITEM	1	1	40	1		1	1	41	1		1	1	42	1		1	1	43	1		1	1
39	MAINMASTER	MAINMASTER	1	1	40	1	ITEM	1	1	41	1		1	1	42	1		1	1	43	1		1	1	44	1		1	1
40	MAINMASTER	MAINMASTER	1	1	41	1	ITEM	1	1	42	1		1	1	43	1		1	1	44	1		1	1	45	1		1	1
41	MAINMASTER	MAINMASTER	1	1	42	1	ITEM	1	1	43	1		1	1	44	1		1	1	45	1		1	1	46	1		1	1
42	MAINMASTER	MAINMASTER	1	1	43	1	ITEM	1	1	44	1		1	1	45	1		1	1	46	1		1	1	47	1		1	1
43	MAINMASTER	MAINMASTER	1	1	44	1	ITEM	1	1	45	1		1	1	46	1		1	1	47	1		1	1	48	1		1	1
44	MAINMASTER	MAINMASTER	1	1	45	1	ITEM	1	1	46	1		1	1	47	1		1	1	48	1		1	1	49	1		1	1
45	MAINMASTER	MAINMASTER	1	1	46	1	ITEM	1	1	47	1		1	1	48	1		1	1	49	1		1	1	50	1		1	1
46	MAINMASTER	MAINMASTER	1	1	47	1	ITEM	1	1	48	1		1	1	49	1		1	1	50	1		1	1	51	1		1	1
47	MAINMASTER	MAINMASTER	1	1	48	1	ITEM	1	1	49	1		1	1	50	1		1	1	51	1		1	1	52	1		1	1
48	MAINMASTER	MAINMASTER	1	1	49	1	ITEM	1	1	50	1		1	1	51	1		1	1	52	1		1	1	53	1		1	1
49	MAINMASTER	MAINMASTER	1	1	50	1	ITEM	1	1	51	1		1	1	52	1		1	1	53	1		1	1	54	1		1	1
50	MAINMASTER	MAINMASTER	1	1	51	1	ITEM	1	1	52	1		1	1	53	1		1	1	54	1		1	1	55	1		1	1
51	MAINMASTER	MAINMASTER	1	1	52	1	ITEM	1	1	53	1		1	1	54	1		1	1	55	1		1	1	56	1		1	1
52	MAINMASTER	MAINMASTER	1	1	53	1	ITEM	1	1	54	1		1	1	55	1		1	1	56	1		1	1	57	1		1	1
53	MAINMASTER	MAINMASTER	1	1	54	1	ITEM	1	1	55	1		1	1	56	1		1	1	57	1		1	1	58	1		1	1
54	MAINMASTER	MAINMASTER	1	1	55	1	ITEM	1	1	56	1		1	1	57	1		1	1	58	1		1	1	59	1		1	1
55	MAINMASTER	MAINMASTER	1	1	56	1	ITEM	1	1	57	1		1	1	58	1		1	1	59	1		1	1	60	1		1	1
56	MAINMASTER	MAINMASTER	1	1	57	1	ITEM	1	1	58	1		1	1	59	1		1	1	60	1		1	1	61	1		1	1
57	MAINMASTER	MAINMASTER	1	1	58	1	ITEM	1	1	59	1		1	1	60	1		1	1	61	1		1	1	62	1		1	1
58	MAINMASTER	MAINMASTER	1	1	59	1	ITEM	1	1	60	1		1	1	61	1		1	1	62	1		1	1	63	1		1	1
59																													

6. Assume that we've read into a linked storage contains a file labeled "data". This field is stored in six character positions as follows:

The $\varphi = 0^\circ$ character

Month - two characters

$\text{V}_{\text{ext}} = \text{V}_{\text{ext}}^{\text{obs}}$ (extr)

Place the date an item is ordered (year, month, day) into a record field labeled "key".

7. Assume two streams of bytes, N bytes separated by a CR-LF and a CR byte, table

In stream 1 locate the first nonzero bit of each byte. On finding the first nonzero bit in stream 1, set the corresponding bit position in stream 2 to zero. Continue the process to the end of the stream. A 256-byte transmit-and-test-table is constructed in stream 2 such that:

Byte free	00000000	fetchez 00000000 from the table. (0..)
Byte free	1xxxxx	fetchez 11111111 from the table. (27..)
Byte free	1xxxxxx	fetchez 10111111 from the table. (23..)
Byte free	01xxxx	fetchez 11001111 from the table. (23..)
Byte free	011xxxx	fetchez 11001111 from the table. (23..)
Byte free	0111xxxx	fetchez 11001111 from the table. (23..)
Byte free	01110xxxx	fetchez 11110111 from the table. (27..)
Byte free	011110xxxx	fetchez 11111011 from the table. (23..)
Byte free	0111110xxxx	fetchez 11111101 from the table. (23..)
Byte free	01111110xxxx	fetchez 11111110 from the table. (23..)

Language test task 6

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268
14	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284
15	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	200
45	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216
64	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232
80	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248
96	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264
112	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280
128	281	282	283	284	285	286	287	288	289	280	281	282	283	284	285	286
144	287	288	289	290	291	292	293	294	295	296	297	298	299	290	291	292
160	291	292	293	294	295	296	297	298	299	290	291	292	293	294	295	296
176	297	298	299	290	291	292	293	294	295	296	297	298	299	290	291	292
192	291	292	293	294	295	296	297	298	299	290	291	292	293	294	295	296
208	297	298	299	290	291	292	293	294	295	296	297	298	299	290	291	292
224	291	292	293	294	295	296	297	298	299	290	291	292	293	294	295	296
240	297	298	299	290	291	292	293	294	295	296	297	298	299	290	291	292
256	291	292	293	294	295	296	297	298	299	290	291	292	293	294	295	296
272	297	298	299	290	291	292	293	294	295	296	297	298	299	290	291	292
288	291	292	293	294	295	296	297	298	299	290	291	292	293	294	295	296
304	297	298	299	290	291	292	293	294	295	296	297	298	299	290	291	292

Journal Name, Volume 1, Issue 1, Year Month

Appendix B. Fixed-Point and Two's Complement Notation

A fixed-point number is a signed value recorded as a binary integer. It is called fixed point because the program determines the fixed positioning of the binary point.

Fixed-point numbers may be recorded in bit-fields (8 bits) or word (32 bits) lengths. In both lengths, the first bit position (0) holds the sign of the number, with the remaining bit positions (1-7 for halfwords and 1-31 for fullwords) used to designate the magnitude of the number.

Positive fixed-point numbers are represented in true binary form with a zero sign bit. Negative fixed-point numbers are represented in two's complement notation with a one bit in the sign position. In all cases, the bits between the sign bit and the leastmost significant bit of the integer are the same as the sign bit (i.e., all zeros for positive numbers, all ones for negative numbers).

Negative fixed-point numbers are formed in two's complement notation by inverting each bit of the positive binary number and adding one. For example, the true binary form of the decimal value (plus 25) is made a negative (minus 25) in the following manner:

	INTERVIEW	
-20	0.0000000000000000	
Total	1.0000000000000000	
Avg.	—	1
-20	0.0000000000000000	+100% improvement factor

This is equivalent to subtracting the number:

00:00:00.000000 | 00:00:00.000000

The following addition examples illustrate two's complement arithmetic. Only eight bit positions are used. All negative numbers are in two's complement form.

		LONDRIDGE
-57	= 0011001	
-58	= 0100111	
<u>-59</u>	<u>01011101</u>	
-57	= 01111001	No overflow
-55	= 10011101	Ignore carry - carry into high order position and carry out
-56	= 00010110	
-57	= 01100111	
-58	= 11010101	Sign change with no wrap
-59	= 10000111	
-55	= 11011101	No overflow
-52	= 10100100	Ignore carry - carry into high order position and carry out
-57	= 11020111	
-58	= 11110101	
<u>-59</u>	<u>10110101</u>	No overflow - no carry into high order position but carry out.
-57	= 00111001	
-58	= 01001101	
<u>-59</u>	<u>01011001</u>	Overflow - carry into high order position but carry out.

The following are 16 bit Fixed point numbers. The first is the largest positive number and the last, the largest negative number.

The following are 32-bit floating-point numbers. The first is the largest positive number that can be represented by 32 bits, and the last is the largest negative number.

Floating-point arithmetic simplifies programming by automatically maintaining binary point placement (scaling) during computations in which the range of values used vary widely or are unpredictable.

The key to floating-point data representation is the separation of the significant digits of a number from the size (scale) of the number. Thus, the number is expressed as a fraction times a power of 10.

A floating-point number has two associated sets of values. One set represents the significant digits of the number and is called the fraction. The second set specifies the power (exponent) to which 10 is raised and indicates the location of the binary point of the number.

These two numbers (the fraction and exponent) are recorded in a single word or double-word.

Since each of these two numbers is signed, some method must be employed to express two signs in an area that provides for a single sign. This is accomplished by having the fraction sign use the sign associated with the word (or double word), and expressing the exponent in excess 64 arithmetic; that is, the exponent is added as a signed number + 64. The resulting number is called the characteristic. Since 64 uses 7 bits, the characteristic can vary from 0 to 127, permitting the exponent to vary from -64 through 0 to +63. This provides a decimal range of $\pm 10^{-64}$ to $\pm 10^{+63}$.

Floating-point data in the System-360 may be recorded in short or long formats, depending on the precision required. Both formats use a sign bit in bit position 0, followed by a characteristic in bit positions 1-7. Short-precision floating-point data operands contain the fraction in bit positions 8-31; long-precision operands have the fraction in bit positions 8-63.

Short-Precision Floating Point Format

Characteristic	Fraction	
0000000	00000000000000000000000000000000	0

Long-Precision Floating Point Format

Characteristic	Exponent	Fraction	
0000000	00000000000000000000000000000000	0	0

The sign of the fraction is indicated by a zero or one bit in bit position 0 to denote a positive or negative fraction, respectively.

Within a given fraction length (24 or 56 bits), a floating-point operation will provide the greatest precision if the fraction is normalized. A fraction is normalized when the high-order digit (bit positions 5, 9, 10 and 11) is not zero. It is unnormalized if the high-order digit contains 1's zeros.

If normalization of the operand is desired, the floating-point instructions that provide a certain normalization are used. This automatic normalization is accomplished by left-shifting the fraction (four bits per shift) until a nonzero digit occupies the high-order digit position. The characteristic is reduced by one for each digit shifted.

Conversion Example

Convert the decimal number 149.25 to a short-precision floating-point operand.

1. The number is decomposed into a decimal integer and a decimal fraction.

$$149.25 = 149 \text{ plus } 0.25$$

2. The decimal integer is converted to its binary representation.

$$149_{10} = 10010111_2$$

3. The decimal fraction is converted to its hexadecimal representation.

$$0.25_{10} = 0.1_{16}$$

4. Combine the integral and fractional parts and express as a fraction times a power of 16 (exponent).

$$0.1_{16} = (1/16) \times 10^4_{10}$$

5. The characteristic is developed from the exponent and converted to binary.

$$\begin{array}{r} \text{by 16} \\ \hline 1 & \text{exponent} \\ 16 & 1 & 0 & = 10010111_2 \end{array}$$

6. The fraction is converted to binary and stored hexadecimally.

$$0.1_{16} = 000100000000000000000000_2$$

7. The characteristic and the fraction are stored in short-precision format. The sign position contains the sign of the fraction.

S Char	Fraction
0 10010111	000100000000000000000000

The following are sample normalized sheet floating point numbers. The last two numbers represent the smallest and the largest positive normalized numbers.

Appendix D. Powers of Two Table

2^n	n	2^{-n}
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.0625
32	5	0.03125
64	6	0.015625
128	7	0.0078125
256	8	0.00390625
512	9	0.001953125
1024	10	0.0009765625
2048	11	0.00048828125
4096	12	0.000244140625
8192	13	0.0001220703125
16384	14	0.00006103515625
32768	15	0.000030517578125
65536	16	0.0000152587890625
131072	17	0.00000763939453125
262144	18	0.00000381967265625
524288	19	0.0000019073486328125
1048576	20	0.00000095367431640625
2097152	21	0.0000004798023223578953125
4194304	22	0.0000002381186791015625
8388608	23	0.00000011920928953078125
16777216	24	0.000000099604644715390625
33554432	25	0.0000000498023223578953125
67108864	26	0.00000002490116110334768625
134217728	27	0.0000000122453580586923828125
268435156	28	0.0000000037252902934610140625
536870912	29	0.00000000180264514923095703125
1073741824	30	0.000000000901321322574515625
2147483648	31	0.0000000004656612873077392578125
4294967296	32	0.00000000023283064965386962680625
8589934592	33	0.000000000116415381520934814459125
17178869184	34	0.0000000000683076500184674072855625
34359738368	35	0.00000000002910388045673370381923125
68719476786	36	0.000000000014561815228366851803840625
137438953572	37	0.0000000000072759575141834259033203125
274877906244	38	0.00000000000363707580700171305166115625
549755813883	39	0.000000000001818989409545856475830078125

Appendix E. Hexadecimal-Decimal Conversion Table

The table in this appendix provides for direct conversion of decimal and hexadecimal numbers in these ranges:

**HEXADECIMAL
000 to FFF**

**DECIMAL
0000 to 4095**

For numbers outside the range of the table, add the following values to the table figures:

**HEXADECIMAL
1020
8020
3020**

**DECIMAL
4096
8192
12288**

HEXADECIMAL	DECIMAL	HEXADECIMAL
4000	15360	4000
5000	19200	5000
6000	24600	6000
7000	29600	7000
8000	32768	8000
A000	38880	A000
B000	40960	B000
C000	43520	C000
D000	51248	D000
E000	57344	E000
F000	61440	F000

Z	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z
000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001
002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002	0002
003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003	0003
004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004	0004
005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005	0005
006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006	0006
007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007	0007
008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008	0008
009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009	0009
00A	000A																	
00B	000B																	
00C	000C																	
00D	000D																	
00E	000E																	
00F	000F																	
00G	000G																	
00H	000H																	
00I	000I																	
00J	000J																	
00K	000K																	
00L	000L																	
00M	000M																	
00N	000N																	
00O	000O																	
00P	000P																	
00Q	000Q																	
00R	000R																	
00S	000S																	
00T	000T																	
00U	000U																	
00V	000V																	
00W	000W																	
00X	000X																	
00Y	000Y																	
00Z	000Z																	

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	G
1-0	1608	1597	1585	1600	1610	1631	1640	1673	1674	1675	1613	1657	1618	1640	1650	1651	
6-0	1663	1660	1564	1664	1626	1601	1664	1670	1680	1661	1682	1623	1661	1665	1666	1667	
7-0	1665	1608	1574	1671	1673	1673	1674	1675	1676	1677	1673	1670	1650	1680	1682	1683	
8-0	1664	1656	1687	1687	1684	1670	1600	1671	1679	1600	1691	1613	1697	1695	1696		
9-0	1600	1631	1606	1603	1604	1605	1605	1607	1608	1609	1611	1601	1618	1613	1614	1615	
4-0	1616	1617	1618	1619	1620	1631	1630	1663	1664	1665	1623	1667	1624	1626	1631	1631	
5-0	1682	1633	1691	1635	1628	1637	1639	1639	1640	1641	1642	1645	1644	1645	1647		
6-0	1671	1628	1651	1651	1622	1653	1653	1670	1676	1667	1658	1670	1681	1682	1683		
7-0	1604	1635	1600	1607	1608	1608	1630	1671	1672	1670	1674	1675	1676	1677	1678	1679	
8-0	1660	1691	1683	1683	1684	1684	1686	1687	1688	1689	1681	1682	1683	1684	1685		
9-0	1646	1607	1698	1619	1710	1701	1702	1723	1724	1706	1700	1717	1728	1709	1710	1711	
0-0	1712	1713	1714	1715	1716	1715	1718	1719	1720	1721	1722	1723	1724	1725	1726		
1-0	1723	1739	1730	1731	1753	1730	1731	1753	1758	1787	1793	1799	1740	1741	1742	1743	
2-0	1700	1744	1745	1747	1748	1749	1750	1751	1751	1751	1754	1755	1756	1757	1758		
3-0	1700	1701	1702	1703	1704	1700	1707	1708	1708	1708	1710	1711	1722	1723	1725		
4-0	1754	1777	1777	1779	1730	1781	1763	1739	1732	1787	1780	1747	1748	1749	1751		
5-0	1792	1733	1794	1793	1740	1747	1797	1799	1800	1801	1802	1813	1804	1806	1805	1807	
6-0	1803	1809	1815	1811	1812	1813	1814	1815	1824	1817	1818	1819	1820	1821	1822	1823	
7-0	1864	1825	1825	1867	1868	1869	1869	1871	1871	1862	1863	1868	1865	1869	1870		
8-0	1870	1841	1842	1843	1844	1845	1845	1847	1848	1849	1850	1852	1853	1851	1856		
9-0	1868	1857	1858	1859	1860	1861	1861	1862	1863	1864	1865	1866	1867	1868			
0-0	1872	1874	1875	1875	1876	1876	1876	1879	1879	1880	1881	1882	1883	1884	1885		
1-0	1866	1839	1851	1861	1863	1863	1863	1866	1866	1866	1867	1868	1869	1870	1871		
2-0	1864	1804	1806	1806	1808	1808	1808	1808	1808	1808	1813	1813	1813	1813	1819		
3-0	1860	1820	1823	1823	1824	1825	1825	1827	1828	1829	1830	1831	1832	1833	1835		
4-0	1810	1837	1837	1839	1840	1841	1841	1843	1843	1843	1843	1843	1844	1844	1845		
5-0	1863	1833	1833	1855	1856	1857	1859	1859	1860	1861	1862	1863	1864	1865	1867		
6-0	1866	1839	1871	1871	1872	1873	1874	1873	1876	1877	1873	1879	1880	1881	1883		
7-0	1884	1885	1886	1887	1888	1889	1890	1892	1891	1892	1893	1894	1895	1896	1897		
8-0	1890	2001	2002	2002	2003	2004	2004	2005	2007	2008	2008	2013	2011	2012	2013	2015	
9-0	2018	2017	2018	2019	2020	2021	2022	2023	2024	2025	2020	2027	2028	2029	2030	2031	
0-0	2032	2033	2034	2035	2036	2037	2038	2038	2040	2041	2042	2043	2044	2045	2046	2047	

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	G
8-0	2046	2019	2030	2031	2032	2033	2034	2035	2036	2037	2153	2049	2050	2061	2062	2063	
9-0	2051	2036	2062	2067	2068	2069	2070	2071	2072	2073	2174	2073	2076	2077	2078	2079	
0-0	2060	2051	2082	2083	2064	2065	2066	2067	2068	2069	2193	2061	2083	2084	2085	2086	
1-0	2066	2097	2095	2098	2100	2101	2102	2103	2104	2105	2103	2107	2108	2110	2111		
2-0	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126		
3-0	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142		
4-0	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158		
5-0	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2171	2172	2173	2174	2175		
6-0	2150	2127	2174	2175	2140	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170		
7-0	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156		
8-0	2204	2211	2212	2213	2214	2215	2216	2217	2218	2219	2214	2219	2220	2221	2222	2223	
9-0	2214	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	
0-0	2234	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	
1-0	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270		
2-0	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286		
3-0	2288	2290	2291	2292	2293	2294	2295	2296	2297	2298	2310	2299	2301	2302	2303		
4-0	2291	2305	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319		
5-0	2316	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334		
6-0	2322	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2351		
7-0	2332	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365		
8-0	2368	2372	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383		
9-0	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378		
0-0	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414		
1-0	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2431		
2-0	2492	2493	2494	2495	2496	2497	2498	2499	2490	2491	2492	2493	2494	2495	2496		
3-0	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462		
4-0	2444	2445	2446	2447	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458		
5-0	2440	2441	2442	2443	2444	2445	2446	2447	2448	2449	2450	2451	2452	2453	2454		
6-0	2446	2447	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460		
7-0	2442	2443	2444	2445	2446	2447	2448	2449	2450	2451	2452	2453	2454	2455	2456		
8-0	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447	2448	2449	2450	2451	2452		
9-0	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447	2448		
0-0	2430	2431	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444		
1-0	2513	2514	2515	2516	2517	2518	2519	2519	2520	2521	2522	2523	2524	2525	2526		
2-0	2519	2520	2521	2522	2523	2524	2525	2526	2527	2528	2529	2530	2531	2532	2533		
3-0	2524	2525	2526	2527	2528	2529	2530	2531	2532	2533	2534	2535	2536	2537	2538		
4-0	2520	2521	2522	2523	2524	2525	2526	2527	2528	2529	2530	2531	2532	2533	2534		
5-0	2516	2517	2518	2519	2520	2521	2522	2523	2524	2525	2526	2527	2528	2529	2530		
6-0	2512	2513	2514	2515	2516	2517</											

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
A00	2560	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575
A10	2576	2577	2578	2579	2580	2581	2582	2583	2584	2585	2586	2587	2588	2589	2590	2591
A20	2592	2593	2594	2595	2596	2597	2598	2599	2600	2601	2602	2603	2604	2605	2606	2607
A30	2608	2609	2610	2611	2612	2613	2614	2615	2616	2617	2618	2619	2620	2621	2622	2623
A40	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637	2638	2639
A50	2641	2642	2643	2644	2645	2646	2647	2648	2649	2650	2651	2652	2653	2654	2655	2656
A60	2658	2659	2660	2661	2662	2663	2664	2665	2666	2667	2668	2669	2670	2671	2672	2673
A70	2678	2679	2680	2681	2682	2683	2684	2685	2686	2687	2688	2689	2690	2691	2692	2693
A80	2688	2689	2690	2691	2692	2693	2694	2695	2696	2697	2698	2699	2700	2701	2702	2703
A90	2709	2710	2711	2712	2713	2714	2715	2716	2717	2718	2719	271A	271B	271C	271D	271E
A100	2720	2721	2722	2723	2724	2725	2726	2727	2728	2729	2730	2731	2732	2733	2734	2735
A110	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2750	2751
A120	2752	2753	2754	2755	2756	2757	2758	2759	2760	2761	2762	2763	2764	2765	2766	2767
A130	2765	2766	2767	2768	2769	2770	2771	2772	2773	2774	2775	2776	2780	2781	2782	2783
A140	2784	2785	2786	2787	2788	2789	2790	2791	2792	2793	2794	2795	2796	2797	2798	2799
A150	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2814	2815
B00	2816	2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827	2828	2829	2830	2831
B10	2832	2833	2834	2835	2836	2837	2838	2839	2840	2841	2842	2843	2844	2845	2846	2847
B20	2848	2849	2850	2851	2852	2853	2854	2855	2856	2857	2858	2859	2860	2861	2862	2863
B30	2864	2865	2866	2867	2868	2869	2870	2871	2872	2873	2874	2875	2876	2877	2878	2879
B40	2879	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894
B50	2896	2897	2898	2899	2900	2901	2902	2903	2904	2905	2906	2907	2908	2909	2910	2911
B60	2912	2913	2914	2915	2916	2917	2918	2919	2920	2921	2922	2923	2924	2925	2926	2927
B70	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943
B80	2947	2948	2949	2950	2951	2952	2953	2954	2955	2956	2957	2958	2959	2960	2961	2962
B90	2960	2961	2962	2963	2964	2965	2966	2967	2968	2969	2970	2971	2972	2973	2974	2975
B100	2978	2979	2980	2981	2982	2983	2984	2985	2986	2987	2988	2989	2990	2991	2992	2993
B110	2998	2999	299A	299B	299C	299D	299E	299F	299G	299H	299I	299J	299K	299L	299M	299N
B120	299P	299Q	299R	299S	299T	299U	299V	299W	299X	299Y	299Z	299A1	299B1	299C1	299D1	299E1
B130	299F	299G	299H	299I	299J	299K	299L	299M	299N	299O	299P	299Q	299R	299S	299T	299U
B140	299V	299W	299X	299Y	299Z	299A1	299B1	299C1	299D1	299E1	299F1	299G1	299H1	299I1	299J1	299K1
B150	299L1	299M1	299N1	299O1	299P1	299Q1	299R1	299S1	299T1	299U1	299V1	299W1	299X1	299Y1	299Z1	299A1
B160	299B2	299C2	299D2	299E2	299F2	299G2	299H2	299I2	299J2	299K2	299L2	299M2	299N2	299O2	299P2	299Q2
B170	299R2	299S2	299T2	299U2	299V2	299W2	299X2	299Y2	299Z2	299A2	299B2	299C2	299D2	299E2	299F2	299G2
B180	299H3	299I3	299J3	299K3	299L3	299M3	299N3	299O3	299P3	299Q3	299R3	299S3	299T3	299U3	299V3	299W3
B190	299X3	299Y3	299Z3	299A3	299B3	299C3	299D3	299E3	299F3	299G3	299H3	299I3	299J3	299K3	299L3	299M3
B200	299B4	299C4	299D4	299E4	299F4	299G4	299H4	299I4	299J4	299K4	299L4	299M4	299N4	299O4	299P4	299Q4
B210	299R4	299S4	299T4	299U4	299V4	299W4	299X4	299Y4	299Z4	299A4	299B4	299C4	299D4	299E4	299F4	299G4
B220	299H5	299I5	299J5	299K5	299L5	299M5	299N5	299O5	299P5	299Q5	299R5	299S5	299T5	299U5	299V5	299W5
B230	299X5	299Y5	299Z5	299A5	299B5	299C5	299D5	299E5	299F5	299G5	299H5	299I5	299J5	299K5	299L5	299M5
B240	299B6	299C6	299D6	299E6	299F6	299G6	299H6	299I6	299J6	299K6	299L6	299M6	299N6	299O6	299P6	299Q6
B250	299R6	299S6	299T6	299U6	299V6	299W6	299X6	299Y6	299Z6	299A6	299B6	299C6	299D6	299E6	299F6	299G6
B260	299H7	299I7	299J7	299K7	299L7	299M7	299N7	299O7	299P7	299Q7	299R7	299S7	299T7	299U7	299V7	299W7
B270	299X7	299Y7	299Z7	299A7	299B7	299C7	299D7	299E7	299F7	299G7	299H7	299I7	299J7	299K7	299L7	299M7
B280	299B8	299C8	299D8	299E8	299F8	299G8	299H8	299I8	299J8	299K8	299L8	299M8	299N8	299O8	299P8	299Q8
B290	299R8	299S8	299T8	299U8	299V8	299W8	299X8	299Y8	299Z8	299A8	299B8	299C8	299D8	299E8	299F8	299G8
B300	299H9	299I9	299J9	299K9	299L9	299M9	299N9	299O9	299P9	299Q9	299R9	299S9	299T9	299U9	299V9	299W9
B310	299X9	299Y9	299Z9	299A9	299B9	299C9	299D9	299E9	299F9	299G9	299H9	299I9	299J9	299K9	299L9	299M9
B320	299B10	299C10	299D10	299E10	299F10	299G10	299H10	299I10	299J10	299K10	299L10	299M10	299N10	299O10	299P10	299Q10
B330	299R10	299S10	299T10	299U10	299V10	299W10	299X10	299Y10	299Z10	299A10	299B10	299C10	299D10	299E10	299F10	299G10
B340	299H11	299I11	299J11	299K11	299L11	299M11	299N11	299O11	299P11	299Q11	299R11	299S11	299T11	299U11	299V11	299W11
B350	299X11	299Y11	299Z11	299A11	299B11	299C11	299D11	299E11	299F11	299G11	299H11	299I11	299J11	299K11	299L11	299M11
B360	299B12	299C12	299D12	299E12	299F12	299G12	299H12	299I12	299J12	299K12	299L12	299M12	299N12	299O12	299P12	299Q12
B370	299R12	299S12	299T12	299U12	299V12	299W12	299X12	299Y12	299Z12	299A12	299B12	299C12	299D12	299E12	299F12	299G12
B380	299H13	299I13	299J13	299K13	299L13	299M13	299N13	299O13	299P13	299Q13	299R13	299S13	299T13	299U13	299V13	299W13
B390	299X13	299Y13	299Z13	299A13	299B13	299C13	299D13	299E13	299F13	299G13	299H13	299I13	299J13	299K13	299L13	299M13
B400	299B14	299C14	299D14	299E14	299F14	299G14	299H14	299I14	299J14	299K14	299L14	299M14	299N14	299O14	299P14	299Q14
B410	299R14	299S14	299T14	299U14	299V14	299W14	299X14	299Y14	299Z14	299A14	299B14	299C14	299D14	299E14	299F14	299G14
B420	299H15	299I15	299J15	299K15	299L15	299M15	299N15	299O15	299P15	299Q15	299R15	299S15	299T15	299U15	299V15	299W15
B430	299X15	299Y15	299Z15	299A15	299B15	299C15	299D15	299E15	299F15	299G15	299H15	299I15	299J15	299K15	299L15	299M15
B440	299B16	299C16	299D16	299E16	299F16	299G16	299H16	299I16	299J16	299K16	299L16	299M16	299N16	299O16	299P16	299Q16
B450	299R16	299S16	299T16	299U16	299V16	299W16	299X16	299Y16	299Z16	299A16	299B16	299C16	299D16	299E16	299F16	299G16
B460	299H17	299I17	299J17	299K17	299L17	299M17	299N17	299O17	299P17	299Q17	299R17	299S17	299T17	299U17	299V17	299W17
B470	299X17	299Y17	299Z17	299A17	299B17	299C17	299D17	299E17	299F17	299G17	299H17	299I17	299J17	299K17	299L17	299M17
B480	299B18	299C18	299D18	299E18	299F18	299G18	299H18	299I18	299J18	299K18	299L18	299M18	299N18	299O18	299P18	299Q18
B490	299R															

	A	B	C	D	E	F										
G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W
F00	3534	3535	3536	3537	3538	3539	3540	3541	3542	3543	3544	3545	3546	3547	3548	3549
F10	3630	3631	3632	3633	3634	3635	3636	3637	3638	3639	3640	3641	3642	3643	3644	3645
F20	3646	3647	3648	3649	3650	3651	3652	3653	3654	3655	3656	3657	3658	3659	3660	3661
F30	3662	3663	3664	3665	3666	3667	3668	3669	3670	3671	3672	3673	3674	3675	3676	3677
F40	3678	3679	3680	3681	3682	3683	3684	3685	3686	3687	3688	3689	3690	3691	3692	3693
F50	3694	3695	3696	3697	3698	3699	3700	3701	3702	3703	3704	3705	3706	3707	3708	3709
F60	3709	3710	3711	3712	3713	3714	3715	3716	3717	3718	3719	3720	3721	3722	3723	3724
F70	3725	3726	3727	3728	3729	3730	3731	3732	3733	3734	3735	3736	3737	3738	3739	3740
F80	3741	3742	3743	3744	3745	3746	3747	3748	3749	3750	3751	3752	3753	3754	3755	3756
F90	3757	3758	3759	3760	3761	3762	3763	3764	3765	3766	3767	3768	3769	3770	3771	3772
F00	3773	3774	3775	3776	3777	3778	3779	3780	3781	3782	3783	3784	3785	3786	3787	3788
F10	3789	3790	3791	3792	3793	3794	3795	3796	3797	3798	3799	3800	3801	3802	3803	3804
F20	3806	3807	3808	3809	3810	3811	3812	3813	3814	3815	3816	3817	3818	3819	3820	3821
F30	3824	3825	3826	3827	3828	3829	3830	3831	3832	3833	3834	3835	3836	3837	3838	3839
F40	3840	3841	3842	3843	3844	3845	3846	3847	3848	3849	3850	3851	3852	3853	3854	3855
F50	3856	3857	3858	3859	3860	3861	3862	3863	3864	3865	3866	3867	3868	3869	3870	3871
F60	3872	3873	3874	3875	3876	3877	3878	3879	3880	3881	3882	3883	3884	3885	3886	3887
F70	3888	3889	3890	3891	3892	3893	3894	3895	3896	3897	3898	3899	3900	3901	3902	3903
F80	3904	3905	3906	3907	3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919
F90	3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	3934	3935
F00	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	3947	3948	3949	3950	3951
F10	3952	3953	3954	3955	3956	3957	3958	3959	3960	3961	3962	3963	3964	3965	3966	3967
F20	3968	3969	3970	3971	3972	3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983
F30	3984	3985	3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	3999
F40	3999	4000	4001	4002	4003	4004	4005	4006	4007	4008	4009	4010	4011	4012	4013	4014
F50	4016	4017	4018	4019	4020	4021	4022	4023	4024	4025	4026	4027	4028	4029	4030	4031
F60	4032	4033	4034	4035	4036	4037	4038	4039	4040	4041	4042	4043	4044	4045	4046	4047
F70	4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	4063
F80	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	4076	4077	4078	4079	4080
F90	4080	4081	4082	4083	4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095

Appendix E. EBCDIC and ASCII Charts

Extended Binary-Coded-Decimal Interchange Code (EBCDIC)

Bit Patterns		C0				C1			
		00	01	10	11	00	01	10	11
0000	NULL	0000	0001	0010	0011	0000	0001	0010	0011
0001	SOH	-	-	-	-	0000	0001	0010	0011
0010	---	-	-	-	-	0000	0001	0010	0011
0011	---	-	-	-	-	0000	0001	0010	0011
0100	SYN	0010	0011	0100	0101	0000	0001	0010	0011
0101	T	0010	0011	0100	0101	0000	0001	0010	0011
0110	ENQ	0010	0011	0100	0101	0000	0001	0010	0011
0111	CAN	0010	0011	0100	0101	0000	0001	0010	0011
1000	DC1	-	-	-	-	0000	0001	0010	0011
1001	DC2	-	-	-	-	0000	0001	0010	0011
1010	DC3	-	-	-	-	0000	0001	0010	0011
1011	DC4	-	-	-	-	0000	0001	0010	0011
1100	FF	-	-	-	-	0000	0001	0010	0011
1101	FC	-	-	-	-	0000	0001	0010	0011
1110	FD	-	-	-	-	0000	0001	0010	0011
1111	FE	-	-	-	-	0000	0001	0010	0011

**American Standard Code for Information Interchange (ASCII)
Extended to Eight Bits**


Bit Patterns		C0				C1			
		00	01	10	11	00	01	10	11
0000	NULL	0000	0001	0010	0011	0000	0001	0010	0011
0001	SOH	0000	0001	0010	0011	0000	0001	0010	0011
0010	ECAN	0000	0001	0010	0011	0000	0001	0010	0011
0011	DC1	0000	0001	0010	0011	0000	0001	0010	0011
0100	DC2	0000	0001	0010	0011	0000	0001	0010	0011
0101	DC3	0000	0001	0010	0011	0000	0001	0010	0011
0110	DC4	0000	0001	0010	0011	0000	0001	0010	0011
0111	SYN	0000	0001	0010	0011	0000	0001	0010	0011
1000	TT	0000	0001	0010	0011	0000	0001	0010	0011
1001	ETX	0000	0001	0010	0011	0000	0001	0010	0011
1010	BS	0000	0001	0010	0011	0000	0001	0010	0011
1011	HT	0000	0001	0010	0011	0000	0001	0010	0011
1100	VT	0000	0001	0010	0011	0000	0001	0010	0011
1101	FF	0000	0001	0010	0011	0000	0001	0010	0011
1110	FC	0000	0001	0010	0011	0000	0001	0010	0011
1111	FD	0000	0001	0010	0011	0000	0001	0010	0011

Appendix G. Instructions


Data Formats

Fixed-Point Numbers

Floating-Point Numbers




Halfword Fixed Point Numbers




Floating-Point Numbers

Short Floating-Point Number




Long Floating-Point Number




Decimal Numbers

Packed Decimal Number




Zoned Decimal Number




Logical Information

Fixed Length Logical Information



Variable Length Logical Information




Hexadecimal Representation

HEX REPRESENT.	BINARIES	HEXADECIMAL	ASCII
0000	00000000	0000	0000
0001	00000001	0001	0001
0010	00000010	0010	0010
0011	00000011	0011	0011
0100	00000100	0100	0100
0101	00000101	0101	0101
0110	00000110	0110	0110
0111	00000111	0111	0111
1000	00001000	1000	0000
1001	00001001	1001	0001
1010	00001010	1010	0002
1011	00001011	1011	0003
1100	00001100	1010	0004
1101	00001101	1011	0005
1110	00001110	1010	0006
1111	00001111	1011	0007

*Halfword Unsigned-Half-Decimal Interchange Code.
For eight-bit representation, see Annex Standard Code for Information Interchange for use in eight-bit environments.

Instructions by Format Type

R2 Format



Fixed Point

- Fixed
- Fixed and Trunc
- Fixed Unsigned
- Fixed Positive
- Fixed Negative
- A/B
- A/B Trunc
- Signed A/B
- Signed Unsigned A/B
- Signed and Unsigned A/B
- Count A/B
- Divide

Logical

- Compare
- AND
- OR
- Inclusive OR

Branching

- Branch on Condition
- Branch and Link
- Branch on Equal

Floating Point

- F and S/T
- F and Trunc S/T
- F and Unsigned S/T
- F and Positive S/T
- F and Negative S/T
- A and Normalized S/T
- A and Unnormalized S/T
- Signed and Unsigned S/T
- Signed and Unsigned A/S/T
- Count A/S/T
- Divide
- Multiply S/T
- Divide S/T

Status Switching

- Set Program Mask
- Supervise Call
- Set Status Key
- Reset Storage Key

RX Format

Op Code	R_1	R_2	E_2	D_2	\dots
C	00	1112	0113	1124	...

Fixed Point

Load D/F
Add H/F
Add Logical
Subtract H/F
Subtract Logical
Compare H/F
Multiply H
Multiply F
Divide F
Convert to Binary
Convert to Decimal
Store H/F

Floating Point

Load S/L
Add Normalized S/L
Add Unnormalized S/L
Subtract Normalized S/L
Subtract Unnormalized S/L
Compare S/L
Multiply S/L
Negate S/L
Divide S/L

Logical

Compare
Load Address
Invert Character
Bitwise Complement
AND
OR
Exclusive OR
Test Under Mask

Branching

Branch on Condition 1
Branch and Test
Branch on Count
Loop

RS Format

Op Code	R_1	R_2	B_2	D_2	\dots
C	01	1112	0113	1124	...

Fixed Point

Add/Mul D/F
Sub/Mul D/F
Shift Left Single
Shift Right Single
Shift Left Double
Shift Right Double
Shift Left Double

Logical

Shift Left Single B
Shift Right Single B
Shift Left Double E,D
Shift Right Double E,D
Branch on IT flag
Branch on Less-E₁

SI Format

Op Code	I_2	\dots	T_1	\dots	S_1	\dots
C	00	1112	0113	1124

Input/Output

Start I/O
Stop I/O
Idle I/O
File Channel

Status Switching

Level P/R/W	4
Set System Mask	4
Write Data	Y
Read Data	Y
Request	Y
Ok Response	Y

Logical

Move
Compare
AND
OR
Exclusive OR
Test Under Mask

SS Format

Op Code	I_2	\dots	T_1	\dots	D_1	D_2	\dots
C	00	1112	0113	1124

Decimal

Pack	Move	6
Unpack	Move Arithmetic	5
Move With Offsets	Move Zeros	5
Zeroes of Add	Compare	5
Add	AND	5
Subtract	OR	5
Compare	Exclusive OR	5
Multiply	Transl.	5
Divide	Transl. and Test	5
	T-11	5
	Test Under Mask	T-5

FORMAT NOTES

E	Emulated floating-point
F	Fullword
H	Hollow
L	Long
S	Short
T	Decimal format
Y	Direct count of formats
Z	Protection feature
1	Used as unexecuted
2	W, or E, ignored
3	W, and E, used as immediate information
4	E ignored
5	E and F, used as absolute fields

* All floating-point instructions are part of the floating-point feature.

Control Word Formats

Base and Index Registers

Type Address or Index			
0	11	12	31

0-7 Ignored

8-11 Base address or index

Program Status Word

System Bus	Key	AMWD	Exception Code
00	00	00	00

00	CC	Program Mask	Instruction Address
32	33	34	35

0-7	Symbolic mask	10	Machine check mask (MC)
8	Multiprocessor mask	11	Wait state (WS)
9	Selects channel 0 mask	12	End interrupt (EI)
10	Selects channel 1 mask	13-31	Later update code
11	Selects channel 2 mask	32-33	Instruction length code (ILC)
12	Selects channel 3 mask	34-35	Condition code (CC)
13	Selects channel 4 mask	36-39	Program mask
14	Selects channel 5 mask	36	Bus溢出 overflow mask
15	Selects channel 6 mask	37	Address overflow mask
16	Selects channel 7 mask	38	Register underflow mask
17	External mask	39	Significance mask
18-19	Protection key	40-47	Instruction address
20	ASCII mode (A)		

Channel Command Word

Command Code	Data Address
0	70

Flags	CCC	+	Count
31	30-29	28-27	26

0-7	Command code	37	Skip flag
8-11	Data address	38	Program-controlled interrupt flag
12-20	Channel flags	39-40	Zero
21	Chain data flag	41	Command address
22	Chain data flag	42	Status
23	Chain command fail	43	Attention
24	Significance flag	44	Bus error
	Full register flag	45	Control unit end

Command Code Assignment

NAME	PLANE	CODE
Write	CD	00 SEL PCI
Read	CD	00 SEL SEP PCI
Read Backward	CD	00 SEL SEP PCI
Control	CD	00 SEL PCI
Sense	CD	00 SEL SEP PCI
Transf to Channel		xx xx 1000

CD = Command
00 = Channel number
00 = Significance length indicator

SEL = Skip
PCI = Program-controlled interrupt
SEP = Supervisor interrupt

Channel Address Word

Key	CCC	Command Address
2-3	000	00

0-3 Protection key
4-7 Zero
8-11 Command address

Channel Status Word

Key	CCC	Channel Address
2-3	000	00

0-3	Protection key	40-47	Program-controlled interrupt
4-7	Zero	48	Interrupt
8-11	Command address	49	Supervisor length
32-47	Status	50	Program check
32	Attention	51	Execution check
33	Status modifier	52	Channel data check
34	Control unit end	53	Channel control check
35	Busy	54	Interface control check
36	Channel end	55	Unit check
37	Device end	56	Unit control
38	Unit check	57	Unit control
39-63	Client		

Operation Codes

RR Format

RR FORM				
OPERATION CODE	FIXED-POINT WORD	FLOATING-POINT WORD	RELATIONAL CODE	RESULT
0000	0000xxxx	0000xxxx	0010xxxx	0011xxxx
0001		Load Positive	Load Positive	Load Positive
0010		Load Negative	Load Negative	Load Negative
0011		Load and Test	Load and Test	Load and Test
0100		Load Complement	Load Complement	Load Complement
0101	Set Program Mode	ANB	BFYB	BFYB
0110	Branch and Load	Branch + Logical		
0111	Branch or Count	BR		
1000	Branch/Condition	Exclusive OR		
1001	Set Key	Equal	Equal	Equal
1010	Insert Key	Compare	Compare	Compare
1011	Subscript/Unl	ADD	ADD N	ADD N
1100		Subtract	Subtract N	Subtract N
1101		Multiply	Multiply	Multiply
1110		Divide	Divide	Divide
1111		And Logical	ADD U	ADD U
		Subtract Logical	Subtract U	Subtract U

RX Format

RX FORM				
OPERATION CODE	FIXED-POINT WORD	FIXED-POINT WORD	FLOATING-POINT WORD	RELATIONAL CODE
0000	0000xxxx	0000xxxx	01.xxxx	0111xxxx
0001	Store	Store	Store	Store
0010	Load Address			
0011	Store Character			
0100	Load Character			
0101	Branch	AND		
0110	Branch and Load	Compare Logical		
0111	Branch or Count	OR		
1000	Branch/Condition	Exclusive OR		
1001	Load	Load	Load	Load
1010	Compare	Compare	Compare	Compare
1011	ADD	ADD	ADD N	ADD N
1100	Subtract	Subtract	Subtract N	Subtract N
1101	Multiply	Multiply	Multiply	Multiply
1110	Divide	Divide	Divide	Divide
1111	Load Logical	ADD U	ADD U	ADD U
		Subtract Logical	Subtract U	Subtract U

RS, SI Format**CRATE**

F-REGISTERS		DATA REGISTERS		CRATE	
STATUS: 99999999		LOGICAL AND		INPUT/OUTPUT	
AND SHIFTING					
DATA		DATA		DATA	
0000	Set System Mask	Status Multiple		11-11xxx	
0001		Test/Adam Mask		10-11xxx	
0010	Load FSW	Move			
0011	Divide				
0100	Write Direct	AND			
0101	Read Direct	Compare Logic			
0110	Branch High	OR			
0111	Branch Low/Mask	Exclusive OR			
1000	Shift Right SL	Load Multiple			
1001	Shift Left SL				
1010	Shift Right SR				
1011	Shift Left SR				
1100	Shift Right DL	Shift Left			
1101	Shift Left DL	Test To Q			
1110	Shift Right DR	Shift To C			
1111	Shift Left DR	Test Unsigned			

SS Format**CRATE**

F-REGISTERS		DATA REGISTERS		CRATE	
DATA		DATA		DATA	
0000	1100xxx8	111xxxxx		1-20xxx	
0001		Move Register		Move With Offset	
0010		Move		Push	
0011		Move To C		Copy/Clock	
0100		AND			
0101		Compare Logical			
0110		OR			
0111		Exclusive OR			
1000				Zero and Add	
1001				Copy/Inc	
1010				Add	
1011				Subtract	
1100		Test Data		Multiply	
1101		Translate And Test		Divide	
1110		And			
1111		Or, Un/Mask			

OPERATION CODE NOTES:

N = Normal
 S = Single's Level
 DL = Double's Logical

D = Unmodified
 S = Single
 T = Double

Permanent Storage Assignment

ADDRESS	FUNCTION	DESCRIPTION
0 0000 0000	double word	Initial program loading PSW
1 0000 1000	double word	Initial program loading OCW1
4 0001 0000	double word	Initial program loading OCW2
8 0001 1100	double word	External old PSW
32 0010 0000	double word	Superstate cell old PSW
40 0010 1100	double word	Program old PSW
48 0011 0000	double word	Machine-check old PSW
50 0011 1100	double word	Input/output old PSW
64 0100 0000	double word	Channel status word
72 0100 1100	word	Channel address word
76 0100 1000	word	Unused
80 0101 0000	word	Timer
84 0101 0100	word	Unused
88 0101 1000	double word	External new PSW
96 0110 0000	double word	Superstate cell new PSW
104 0110 1000	double word	Program new PSW
112 0111 0000	double word	Machine check new PSW
120 0111 1000	double word	Input/output new PSW
128 1000 0000		Diagnostic test one start*

* The size of the diagnostic assignment depends on the parameter code of T01 channel.

Condition Code Setting

Fixed-Point Arithmetic

	0	1	2	3	
Add Logical	zero	< zero	> zero	overflow	
Compare D/D	equal	low	high	—	
Load/Load Test	zero	< zero	> zero	—	
Load Complement	zero	< zero	> zero	overflow	
Load Negative	zero	< zero	—	—	
Load Positive	zero	—	> zero	overflow	
Shift Left Double	zero	< zero	> zero	overflow	
Shift Left Single	zero	< zero	> zero	overflow	
Shift Right Double	zero	< zero	> zero	—	
Shift Right Single	zero	< zero	> zero	—	
Subtract II, F	zero	< zero	> zero	overflow	
Subtract Logical	—	cop sign	zero;	carry	

Decimal Arithmetic

	0	1	2	3	
Add Decimal	zero	< zero	> zero	overflow	
Compare Decimal	equal	low	high	—	
Subtract Decimal	zero	< zero	> zero	overflow	
Zero and Add	zero	< zero	> zero	overflow	

Floating-Point Arithmetic

	0	1	2	3	
Add/B Normalized S/F	zero	< zero	> zero	overflow	
Add/B Unnormalized S/F	zero	< zero	> zero	overflow	
Compare S/F	equal	low	high	—	
Load One, Test S/F	zero	< zero	> zero	—	

Load Complement S/F	zero	< zero	> zero	—	
Load Negative S/F	zero	—	—	> zero	
Load Positive S/F	zero	—	—	< zero	
Subtract	—	—	—	—	
Normalizing S/F	zero	< zero	> zero	overflow	
Subtract Unsigned S/F	zero	< zero	> zero	overflow	

Logical Operations

AND	zero	< zero	> zero	—	
Logical Negation	zero	—	—	—	
Logical Positive	zero	—	—	—	
Subtract	—	—	—	—	
Normalizing S/F	zero	< zero	> zero	overflow	
Subtract Unsigned S/F	zero	< zero	> zero	overflow	

Input/Output Operations

Unit I/O	on	off	blocked	stopped	not open
Unit I/O	available	PSW	idle	busy	not open
Per Channel	on	PSW	working ready	working	not open
Port I/O	available	PSW	idle	working	not open

common condition codes	status				
available	Unit and channel available				
busy	Unit or channel busy				
carry	A carry-out of the sign position occurred				
complete	Last result type received				
LSW ready	Channel status word ready for test or interrupt				
MSW ready	Channel status word copied				
over	Overflow occurred				
PC	Fullword				
TCR	Result is greater than zero				
UD	Undefined				
Data transmission started Unit to Label and Info	Data transmission started				
First octet contains high	First octet contains high				
Parameter result bytes not last	Parameter result bytes not last				
Result precision	Result is less than zero				
Sign extension	Four octets, compares low				
Subtract hits zero both zero and one	Subtract hits zero both zero and one				
Unit or channel not operational	Unit or channel not working				
Unit not	Unit is not all zero				
no ext bit set	No ext bit set				
overflows	Result overflows				
S	signed				
unpred	Data transmission stopped				
working	Unit or channel working				
zero	Result selected bits are zero				

The condition code also may be changed by LOAD, PPSW, SET SYSTEM MASK, DIAGNOSTIC, and by an interrupt.

Interrupt Action

REGISTERS	INSTRUCTION	TYPE	EXCEPTION	CODE
PSW, R	PSW 6000 10-31	PSW	PSW	PSW

Input/Output (old PSW 56, new PSW 120, priority 4)

Memory channel	00000000 00000000	0	x	complete
Select 0 channel	00000000 00000001	1	x	complete
Select 1 channel	00000000 00000002	2	x	complete
Select 2 channel	00000000 00000003	3	x	complete
Select 3 channel	00000000 00000004	4	x	complete
Select 4 channel	00000000 00000005	5	x	complete
Select 5 channel	00000000 00000006	6	x	complete

Program (old PSW 40, new PSW 114, priority 2)

Operation	00000000 00000001	1,2,3	x	suppressed
Conditional operation	00000000 00000010	1,2	x	suppressed
Barcode	00000000 00000011	5	x	suppressed
Procedure	00000000 00000100	1,2,3	x	suppressed
Addressing	00000000 00000101	1,2,3	x	suppressed/complete
Specification	00000000 00000110	1,2,3	x	suppressed
Date	00000000 00000111	5,6	x	suppressed
Float point overflow	00000000 00001000	10	x	complete
Float point divide	00000000 00001001	1,8	x	suppressed/complete
Decinal overflow	00000000 00001010	17	x	complete
Decinal divide	00000000 00001011	8	x	suppressed
Exponent overflow	00000000 00001100	12	x	terminated
Exponent underflow	00000000 00001101	13	x	complete
Semicolon	00000000 00001110	10	x	complete
floating-point divide	00000000 00001111	1,8	x	suppressed

Supervisor Call (old PSW 34, new PSW 56, priority 2)

Instruction	Type	Code	Exception
Instruction	00000000 x	1	complete

External (old PSW 24, new PSW 39, priority 3)

External signal 1	00000000 external	7	x	complete
External signal 2	00000000 external	7	x	complete
External signal 3	00000000 external	7	x	complete
External signal 4	00000000 external	7	x	complete
External signal 5	00000000 external	7	x	complete
External signal 6	00000000 external	7	x	complete
External signal 7	00000000 external	7	x	complete
External signal 8	00000000 external	7	x	complete
External signal 9	00000000 external	7	x	complete
External signal 10	00000000 external	7	x	complete

Machine Check (old PSW 48, new PSW 124, priority 11)

Machine check function	Type	Code	Exception
Machine check function	00000000 00000000	19	-

- x Device address bits
- 7 bits of T and D field of V register are used
- x 16 parallel bits

Instruction Length Recording

INSTRUCTION	TYPE	INSTRUCTION LENGTH	INSTRUCTION LENGTH	INSTRUCTION LENGTH
CODE	32-32	bits 0-1	LEN16	LEN32
0	00		Not available	
1	01	00	One halfword	RR
2	10	01	Two halfwords	RX
3	11	10	Two halfwords	RS or SI
4	11	11	Three halfwords	SS

Program Interruptions

The listings in the "Type" and "Exceptions" columns of the tables in this section mean:

A	Addressing exception
C	Condition code is set
D	Data exception
DP	Decimal-precision exception
DR	Decimal-divide exception
ES	Segment-boundary exception
FX	Floating-point exception
G	Mathematical register
MF	Mathematical-multiply exception
MN	Memory-multiply exception
P	Protection exception
SP	Stack-boundary exception
T	Division by zero
TE	Segment invalid or illegal
V	Virtual-page-table error
Z	Page-table fault

Operation (OP)

The operation code is not assigned or the assigned operation is not available on the particular CPU.

The operation is suppressed.

The instruction-length code is 1, 2, or 3.

Privileged Operation (P)

A privileged instruction is encountered in the problem state.

The operation is suppressed.

The instruction-length code is 1 or 2.

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Diagnose	00000000	SI	M, AS	83
Test I/O	1100	SI	M	92
Load Address	1010	SI	M, AS	40
Load PSW	1D492	SI	M, AS	82
Read Direct	1EDD	SI	M, A	85
Set Storage Key	892	RR	M, AS	46
Set System Mod	894	SI	M, A	80
Start DC	8C0	SI	M	93
Test Channel	TCB	SI	M	97
Test I/O	TIO	SI	M	9D
Write Direct	WRD	SI	M, A	84

Execute (EX)

The subject instruction of execute is another execute.

The operation is suppressed.

The instruction-length code is 2.

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Execute	EE	EX	A,S, FX	44

Protection (P)

The storage key of a page's location does not match the protection key in the page.

The operation is suppressed, except in the case of stored bitfields, some direct, and variable-length operations which are terminated.

The instruction-length code is 0, 2, or 3.

NAME	ADDRESSING	TYPE	EXECUTION	CODE	NOTE	NAME	ADDRESSING	TYPE	EXECUTION	CODE	NOTE
AND	SI	SJ	C	P,A,	04 SPR	AND	SI	SJ	C	P,A,	04 TRM
AND	SI	SJ	C	P,A,	04 TRM	Compare	C	RX	C	A,B,	05 TRM
Compare	C	RX	C	A,B,	05 TRM	Compare	CP	RX,T,C	C	A,B,	TRM
Decimal	CVD	RX	P,A,S	4E	SPR	Compare	CL	RX	C	A,B,	05 TRM
Decimal	DCD	SS T	P,A,S,D, TX	ED	TRM	Compare	CL	SI	C	A	05 TRM
Divide	DD	SS T,C	P,A, D	DF	TRM	Logical	CL	RX	C	A,B,	05 TRM
Edit and Mark	KDMK	SS T,C	P,A,	D	TRM	Logical	CL	RX	C	A,B,	05 TRM
Exclusive OR	SI	SI	C P,A	97	SPR	Compare (Long)	CLC	SS	C	A	05 TRM
Exclusive OR	SC	SS	C P,A	DT	TRM	Compare (Short)	CD	RX,F,C	C	A,B,	05 TRM
Move	MVI	SI	P,A	92	SPR	Convert to	CE	RX,F,C	C	A,B,	05 TRM
Move	MVC	SS	P,A	D2	TRM	Convert to	CE	RX,F,C	C	A,B,	05 TRM
Move Numeric	MVN	SS	P,A	D1	TRM	Convert to	CVD	RX	C	A,B,E,	1E 4E TRM
Move with						Decimal	CVD	RX	C	A,B,E,	4E SPR
Offset	MVO	SS	P,A	F1	TRM	Divide	DI	SI	C	A,B,	05 SPR
Move Zeros	MVZ	SS	P,A	F3	TRM	Divide	DI	RX	C	A,B,	1E 5D TRM
Multiply						Divide (Decimal)	IDP	SS F	P,A,S,D, DE FD	05 TRM	
Decimal	MP	62 T	P,A,S,D	4G	TRM	Divide (Long)	IDL	RX,F	A,B,E,PF	05 TRM	
DR	SI	SI	C P,A	06	SPR	Divide (Short)	IDS	RX,F	A,B,E,PF	05 TRM	
DR	SI	SI	C P,A	06	TRM	EDIT	FD	SS T,C	P,A, D	05 TRM	
Pack	PACK	SI	P,A	22	TRM	EDIT (Multi)	FTIME	SS T,C	P,A, D	05 TRM	
Read Direct	RD	SI Y M,P,A	85	TRM	Exclusive OR	X	RX	C	A,B,	05 TRM	
Store	ST	RX	P,A,S	50	SPR	Exclusive OR	XI	SI	C	P,A,	05 SPR
Store Character	SC	RX	P,A	42	SPR	Exclusive OR	XC	SS	C	P,A,	05 TRM
Store Unsigned	STU	RX	P,A,I	40	SPR	Execute	EX	RX	C	A,B,	EX 44 SPR
Store Long	STL	RX F	P,A,S	80	SPR	Insert Character	IC	RX	C	A,B,	EX 44 TRM
Sync						Insert Storage	IC	RX	C	A	45 TRM
Multiple	STM	RX F	P,A,S	91	TRM	Key	ISK	RX F	M	A,B,	05
Move Bytes	STM	RX F	P,A,S	70	SPR	Load	IL	RX	C	A,B,	05 TRM
Subtract						Local	IL	RX	C	A,B,	05 TRM
Decimal	SP	SS T,C	P,A, D, DF	FD	TRM	Local (Hex)	ILH	RX	C	A,B,	05 TRM
Divide	TD	SS	P,A	DF	TRM	Local (Long)	ILD	RX F	C	A,B,	05 TRM
Unpack	UPK	SS	P,A	F3	TRM	Local Multiple	LM	RX	C	A,B,	05 TRM
7-bit of A(I)	W4P	SS T,C	P,A, D, DF	F8	TRM	Load (Long)	LPHW	SI	L,M,	A,B,	05 TRM

INSTRUCTION INFORMATION NOTES

SPR Operation is suppressed.

TRM Operation is instead.

Addressing (A)

An address specifies any part of data, instructions, or control words outside the available storage for the particular installation.

The operation is terminated. Data in storage remains unchanged, except when designated by valid addresses.

The "instruction length" code normally is 6 or 3, but may be 0, in the case of a data address.

NAME	ADDRESSING	TYPE	EXECUTION	CODE	NOTE	NAME	ADDRESSING	TYPE	EXECUTION	CODE	NOTE
Add	A	RX C	A,S,	IF	DA TRM	Divide	RD	SI Y	M,P,A,	85 TRM	
Add Decimal	AP	SS T,C	P,A, L,	DF	FA TRM	Divide (Long)	RDX	SI F	A,B,E,PF	05 TRM	
Add Halfword	AH	RX C	A,S,	IF	DA TRM	Divide (Short)	RDS	SI F	A,B,E,PF	05 TRM	
Add Long	AL	RX C	A,S,	ST	TRM	Store	ST	RX	P,A,B	05 SPR	
Add Normalized	ANL	RX F,C	A,S,O,E,L,S	FA	TRM	Store Character	STC	RX	P,A	05 SPR	
Add Normalized (Same)	ANL	RX F,C	A,S,O,E,L,S	TA	TRM	Store Halfword	STD	RX	P,A,S	05 SPR	
Add Unsigned	AU	RX F,C	A,S,	ILS	GE TRM	Store (Long)	STD	RX F	P,A,S	05 SPR	
Add Unsigned Aligned (Long)	AUL	RX F,C	A,S,	ILS	GE TRM	Store Multiple	STM	RX	P,A,S	05 TRM	
Add Unsigned Aligned (Short)	AUS	RX F,C	A,S,	E,LS	T3 TRM	Store (Short)	STC	RX F	P,A,S	05 SPR	
AND	I	RX C	A,S,	SI	TRM	Subtract	S	RX C	A,B,	IF	05 TRM
Subtract Decimal	SD	RX C	A,S,	SI	TRM	Subtract Unsigned	SP	SS T,C	P,A, D,	IF FD	TRM
Subtract Halfword	SH	RX C	A,S,	SI	TRM	Subtract	SI	RX C	A,B,	IF	40 TRM

NAME	Mnemonic	Type	Operands	Code	Note	NAME	Mnemonic	Type	Operands	Code	Note
Subtract Logical Subtract Minus Subtract Normalized (Long)	S	RX C	A,S,E,LS	5F TRM	Add Logical Add Minus Add Normalized (Long)	AW	RX,F,C	A,S,T,I,A,PF	6		
Subtract Normalized (Short)	NSD	RX,F,C	A,S,I,B,LS	5B TRM	Add Minus Add Normalized (Short)	ASW	RX,F,C	A,S,T,I,A,PF	6A		
Subtract Unnormalized (Long)	NSB	RX,F,C	A,S,I,B,LS	7B TRM	Add Minus Add Normalized (Short)	AUB	RX,F,C	A,S,T,I,A,PF	6B		
Subtract Unnormalized (Short)	SU	RX,F,C	A,S,E,LS	5F TRM	Add Minus Add Normalized (Short)	AU	RX,F,C	A,S,E,LS,TF	5A		
Test Index Mask	TIC	ST C	A	EE TRM	Compare Compare Halfword	CH	RX C	A,S	49	2	
Transpose	TR	SS	P,A	DC TRM	Compare Logical	CL	RX C	A,S	40	1	
Transpose and Test	TRT	SS C	A	DD TRM	Compare (Long)	COR	RX,F,C	A,S	20	3	
Transpose	TRNE	SS	P,A	FE TRM	Compare (Short)	CD	RX,F,C	A,S	20	3B	
Write Object	WRD	SI Y M A		81 TRM	Compare (Short)	COR	RX,F,C	A,S	20	3B	
Zero and Add	ZAP	SS TA P,A D	D,F,F,B	TRM	Compare (Short)	CD	RX,F,C	A,S	20	3A	
The following interpretation can occur in internal sequential operations following branching, loading, interrupt, or manual operations.					Convert to Binary	CWB	RX	A,I,D, IC 4F	8		
Instruction execution is suppressed.					Convert to Decimal	CWT	RX	T,A,I	4F	8	
See also: instruction notes					Divide	SI	M A,S	33			
SUP = Operation suppressed					Divide	SD	S	IE LD	2		
TRM = Operation terminated					Divide	SD	I,X	A,S	IE SD	2A	

Specification (S)

1. A data, instruction, or control word address does not specify an integral boundary for the unit of information.

2. The R₁ field of an instruction specifies an odd register address for a pair of general registers that contain a 64-bit operand.

3. A floating-point register address other than 0, 2, 4, or 6 is specified.

4. The multiplier or divisor in decimal arithmetic exceeds 15 digits and sign.

5. The first operand field is shorter than or equal to the second operand field in decimal multiplication or division.

6. The block address specified in set storage key or issuer storage key has the four low-order bits not all zero.

7. A user self-negative protection key is loaded when the protection feature is not installed.

In all of these cases the operation is suppressed.

The LastInstructionLength code is 1, 2, or 3.

NAME	Mnemonic	Type	Operands	Code	Note
Add	A	RX C	A,S,E,LS	5A	4
Add Halfword	AH	RX C	A,S,I	4A	5
Add Logical	AL	RX C	A,S	5L	4
Add Normalized (Long)	NA,DR	RX,F,C	S,U,E,LS	2A	1
Add Normalized (Long)	NA,D	RX,F,C	A,S,U,E,LS	2A	1B
Add Normalized (Short)	NA,BH	RX,F,C	S,U,E,LS	1A	1
Add Normalized (Short)	NA,B	RX,F,C	A,S,U,E,LS	1A	1B
Multiply	M1	RX	S	10	1
Multiply	M	RX	A,S	74	1A

NAME	NOTATION	TYPE	EXCEPTIONS	CODE	NOTE
Multiply Decimal Wordsize	MF	SS T	A,S,D	FC	5
Multiply (Long) N MDR	RX F	S,U,E	FC	3	
Multiply (Long) N MD	RX F	A,S,I,F	FC	4,5	
Multiply (Short) N MBR	RX F	S,U,E	FC	4	
Multiply (Short) N MB	RX F	A,S,I,F	FC	3,4	
OR	C	RX C	A,S	08	1
Set Strategic					
Key	SELK	RRZ	M, A,E	08	7
Shift Left Double	SLDA	RS C	S,	1F	8F
Shift Left Double					
Logical	SL AL	RS	S	8D	1
Shift Right Double	SH RM	RS C	S	3E	-
Shift Right Double					
Logical	SHDL	RS	S	8C	1
Store	ST	RX	P,A,S	50	4
Store Halfword	STH	RX	P,A,S	40	2
Store (Long)	STD	RX F	P,A,S	60	0,1
Store Multibyte	STM	RX	P,A,S	60	4
Store (Short)	STS	RX F	P,A,S	60	4,4
Subtract	S	RX C	A,S	3F	50
Subtract					
Halfword	SH	RX C	A,S	1F	45
Subtract					
Logical	S L	RX C	A,S	3F	4
Subtract Normalized (Long) N SDR	RR F,D	S, I,F, S, R, D	3		
Subtract Normalized (Long) N SD	RR F,D	S, I,F, S, R, D	3		
Subtract Normalized (Short) N SFR	RR F,C	S, I,F, S, R, D	3		
Subtract Normalized (Short) N SR	RR F,C	S, I,F, S, R, D	3		
Subtract Unnormalized (Long)	SHSF	RR F,D	S, I,F, S, R, D	3	
Subtract Unnormalized (Long)	SHSF	RR F,D	S, I,F, S, R, D	3	
Subtract Unnormalized (Short)	SHSF	RR F,C	S, I,F, S, R, D	3	
Subtract Unnormalized (Short)	SHSF	RR F,C	S, I,F, S, R, D	3	

The specified interrupt can occur during normal sequential execution following branching, task exit, interruption, or initial execution (Note 1).

The specified interrupt can occur during an interruption (Note 6).

NOTES ON EXCEPTION CONDITIONS

- Parity register specification
- Carrying result of subtraction specification
- Overflow in system specification
- Roundoff error of floating-point specification
- The first result after a division by zero specification
- Zero operation key specification
- Block and base specifications
- Eight-digit result information specification

Data (D)

- The sign or digit codes of operands in decimal arithmetic, or editing operations, or CONVERT TO binary are incorrect.
- Fields in decimal arithmetic overlap incorrectly.
- The decimal multiplier has too many high-order significant digits.

The operation is terminated in all three cases.

The instruction-length code is 2 or 5.

NAME	NOTATION	TYPE	EXCEPTIONS	CODE	NOTE
Add Decimal	AD	SS T,D,F,A,I,D,E	FE	1	
Compare	CP	SS T,D	A, D	F9	1
Convert					
Binary	CWB	RX	A,S,D	DE	4F
Double Decimal	DC	SS T,D	D,A,S,D	DE	1
Edit	ED	SS T,D	D,A	DE	
Edit and Mask	EDMK	SS T,D	D,A,B	DE	
Multiply					
Decimal	MD	SS T	P,A,S,D	FC	1,2
Subtract	SD	SS T,D	P,A,D	DE	1
Divide	SD	SS T,D	P,A,D	DE	1
Zero and Add	ZAP	SS T,D	P,A,D	DE	1
All instructions later may have incorrect codes.					

DATA OVERFLOW AND ERROR

- Overlapping Fields
- Multipliend length

Fixed-Point Overflow (F)

A high-order carry occurs if high-order significant bits are lost in fixed-point addition, subtraction, shift, multiply, or divide operations.

The operation is completed by ignoring the information placed outside the register. The interruption may be masked by new bit 96.

The instruction-length code is 1 or 2.

NAME	NOTATION	TYPE	CODE	EXCEPTIONS	CODE
Add	AR	RR C	IP	-A	
Add	A	RR C	A,S	II	5A
Add Halfword	AL	RR C	A,S	IP	4A
Load Left Normal	LLR	RR C	IP	-I	
Load Left Double	LPH	RL C	IP	-I	
Shift Left Double	SLDA	RR C	S	II	8D
Shift Left Single	SLA	RR C	S	II	4D
Subtract	SR	RR C	IP	II	
Subtract	S	RR C	A,S	IP	5D
Unmask Halfword	SIT	RR C	A,S	IP	4D

Fixed-Point Divide (D)

- The quotient exceeds the register size in fixed-point division, including division by zero.

2. The result of CONVERT TO binary exceeds 31 bits. Division is suppressed. Conversion is completed by ignoring the information placed outside the registers.

The instruction-length code is 1 or 2.

NAME	NOTATION	TYPE	CODE	EXCEPTIONS	CODE
Convert to Binary	CVR	IX	A,S,D	IP	4B
Divide	DR	IX	S	IP	1D
Divide	D	IX	A,S	IP	5D

Decimal Overflow (DF)

The destination field is too small to contain the result field in decimal operations.

The operation is completed by ignoring the overflow information. The interruption may be masked by raw bit 37.

The instruction-length code is 3.

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Add Decimal	AP	RR F,C	F,A, D, DF, FA	
Subtract Decimal	SP	RR F,C	F,A, D, DF, FS	
Complement Add	XAP	RR F,C	F,A, D, DF, FS	

Decimal Divide (DK)

The quotient exceeds the specified data field.

The operation is suppressed.

The instruction-length code is 5.

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Divide Decimal	DD	RR T	F,A,D, DK, FD	

Exponent Overflow (OF)

The result characteristic exceeds 127 in floating-point addition, subtraction, multiplication, or division.

The operation is terminated.

The instruction-length code is 1 or 5.

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Add Normalized (Long)	X ADR	RR F,C	S,U,E,LS	2A
Add Normalized (Long)	X AD	RX F,C	A,S,U,E,LS	6A
Add Normalized (Short)	X ADR	RR F,C	S,U,E,LS	5A
Add Normalized (Short)	X AD	RX F,C	A,S,U,E,LS	7A

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Add Unnormalized (Long)	AWR	RR F,C	S, E, LS	2E
Add Unnormalized (Long)	AW	RX F,C	A,S, E, LS	6E
Add Unnormalized (Short)	AWR	RR F,C	S, E, LS	3E
Add Unnormalized (Short)	AW	RX F,C	A,S, E, LS	7E

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR	RX F	A,S,U,F,TK	6D
Multiply (Short)	X DTR	RR F	S,U,F,TK	4D
Multiply (Short)	X DT	RX F	A,S,U,F,TK	2D

NAME	INSTRUCTION	TYPE	EXCEPTIONS	CODE
Multiply (Long)	X MDR	RR F	S,U,F,TK	2D
Multiply (Long)	X DR</			

NAME	SYNTHETIC	TYPE	FUNCTIONS	CODE	INTERVENTION CONTROLS	IMPLEMENTATION
Subtract Unsigned alixed (Long)	SUB	30 F, C	S, E, LS	20	NAMES	
Subtract Unsigned aligned (Long)	SUB	33 F, C	A, S, E, LS	3F	System Reset	Key
Subtract Unsigned aligned (Short)	SUB	30 F, C	S, E, LS	3F	Stop	Key
Subtract Unsigned aligned (Short)	SUB	33 F, C	A, S, E, LS	7F	Reset	Key
Floating-Point Divide (PK)						
Division by a floating-point number with zero fraction is attempted.					Setups	Binary or key switch
The operation is suppressed.					Address	Binary or key switches
The instruction-length code is 1 or 2.					Data	Binary or key switches
					Start	Binary or key switch
					Setups Select	Binary or key switch
					Address	Binary or key switches
					Data	Binary or key switches
					Start	Key
					DATA SEL	Key
					Set 16'	Key
					Address Control	Binary or key switches
					Alternate Priority*	Light

* Multisystem feature

States of Wait and Manual Lights

STATE	MANUAL	WAIT	TIME	ON	OFF
Normal	ON	OFF	0.0 sec	ON	OFF
Wait	OFF	OFF	0.0 sec	OFF	OFF
Stop	OFF	ON	0.0 sec	OFF	ON
Stopped	OFF	OFF	0.0 sec	OFF	OFF
Waiting	ON	ON	0.0 sec	ON	ON

Not allowed when power is on.

Input/Output Operations

Input/Output Address Assignment

ADDRESS	DESCRIPTION
0000 xxxx	Devices on the multiplexed channel
011 xxxx xxxx	Devices on selected channel 1
010 xxxx xxxx	Devices on selected channel 2
011 xxxx xxxx	Devices on selected channel 3
110 xxxx xxxx	Devices on selected channel 4
111 xxxx xxxx	Devices on selected channel 5
10 xxxx xxxx	Devices on selected channel 6
111 xxxx xxxx	Unused

Address Assignment on Multiplexer Channel

ADDRESS	ASSIGNMENT
0000 0000	
to	
0111 1111	Devices that do not share a subchannel
1000 xxxx	Devices on shared subchannel 1
1001 xxxx	Devices on shared subchannel 2
1010 xxxx	Devices on shared subchannel 3
1011 xxxx	Devices on shared subchannel 4
1100 xxxx	Devices on shared subchannel 5
1101 xxxx	Devices on shared subchannel 6
1110 xxxx	Devices on shared subchannel 7
1111 xxxx	Unused

Input/Output States

IO DEVICE	AVAILABLE	WORKING	NOT OPERATIONAL	PENDING
	A	None of the following status		
	W	Device executing an open file		
	B	Device not operational		
	I	Interrupt pending condition present in device		

Editing

NAME	FUNCTION	FORMAT	FUNCTIONS	CODE
Divide (Long)	N DDA	33 F	S, U, E, FK	2D
Divide (Long)	N DD	33 F	A, S, U, E, FK	6D
Divide (Short)	N DDR	33 F	S, U, E, FK	3D
Divide (Short)	N DE	33 F	A, S, U, E, FK	7D

0010 0000 digit 4 to 7


0010 0001 significant
start

0010 0010 field
separator

0010 0011 separator
message
in switch

NOTES

- d = sign digit
- s = trigger (1) minus sign, digit 4, or polarity control; 0 = plus sign, digit 4 control
- digit A comma digit separator; 0 = pattern character
- U = all digits preceding the pattern character
- Space = space character preceding or following
- Colon = colon character



System Control Panel

Operator Controls

NAME	INTERACTION CODE
Emergency Fall	Push switch
Power On	Key (no daylight)
Power Off	Key
Emergency	Key
Wait	Light
Normal	Light
Systems	Light
Test	Light
Load	Light
Load Unit	Push button switches
Load	Key
Shift Select*	Key switch

* Multisystem feature

Channel

Available	A	Name of the following 9 states.
Interrupt pending	I	Indication of interrupt available from channel.
Working	W	Channel executing a burst mode.
Not operational	N	Channel not operational.
Suspended		
Available	A	None of the following states.
Interrupt pending	-	Information for CCW available is not named.
Working	W	Subchannel executing an operation.
Not operational	N	Subchannel not operational.

Condition Code Setting for Input/Output Instructions

CONDITION	CONDITION CODE WORD				
	00	01	10	11	12
Available	0,0,0	0,1*	1	0	0
Device pending	0,0,T	1*	1*	1	0
Device working	0,0,X	1*	1*	1	0
Device not operational	0,0,N	0	1	1	0
Interrupt pending is valid and	ATX				
for the subchannels of Device		0	1*	1	0
for another device		0	1	1	0
Subchannel working	ATX	0	2	1*	0
Subchannel not operational	ANX	0	3	3	0
Interrupt pending is cleared	TXX	user selectable	1		
Channel working	0,0,X	2	2	2	2
Channel not operational	0,0,N	0	2	2	0
0-1*					
Control equipment error		1*	1*	1*	-
Control programming error		1*	-	-	-
Device error		1*	1*	-	-

NOTE: For the purpose of executing START I/O, TEST I/O, and HALT I/O, a channel containing a pending interruption condition accepts the code as not available channel, and the condition codes for the TXX state are the same as for the ANX state, where the X's represent the state of the subchannel and the device. As an example, the condition code for the TAA state is the same as for the AAA state.

* The CCW in its starting position is stored in location 16 during execution of the instruction.

-The condition cannot be identified during execution of the instruction.

Flag Setting for Chaining Operations

RS	SC	ACCESS
0	0	No chaining. The current CCW is the last. The operand field is not used.
0	1	Command chaining.
1	0	Data chaining.
1	1	Data chaining.

Content of Channel Status Word Address Field

CONDITION	CONTENT
One valid control byte	One valid nibble.
Status stored by START I/O	Unchanged.
Status stored by HALT I/O	Unchanged.
Invalid CCW address spec'd in TCC	A '0' less of TCC + 8
Invalid CCW address in TCC	A '0' less of TCC + 8
Invalid CCW address generated	A '0' less of first valid CCW + 3
Invalid command code	A '0' less of invalid CCW + 2
Invalid count	A '0' less of invalid CCW + 2
Invalid data address	A '0' less of invalid CCW + 2

CONDITION

Invalid CCW format

Invalid sequence = 3 TCCs

Protection check

Chaining check

Termination under count limit 1

Termination by I/O Device

Termination by HALT I/O

Suppression of command

 chaining due to unit check or unit exception with device and operational limit and

Termination or command

 chaining by termination, unit check, or unit exception

Unpredicted-controlled interruption

Processor-controlled interruption

CONTENT

Address of invalid CCW - A

Address of second TCC - A

Address of invalid CCW + A

Address of last-used CCW + 8

Address of last-used CCW + 8

Address of last-used CCW + 8

Address of last CCW used in the completed operation + 5

4. class of CCW specifying new operation + 8

Address of last-used CCW + 8

Address of last-used CCW + 8

Zero

</div

CONDITION	CROW SEQUENCING INFORMATION					HANDLING OF INCORRECT LENGTH				
	START	END	DATA	T/O	WRS	DATA	DATA	DATA	DATA	DATA
Subchannel available	N/D	N/D	N/D	N/D	N/D	0	0	0	Stop, IL	Step, --
3.0 gathering on the device	B,D	C,D	*	*	*	0	0	1	Stop,	Stop, --
Device working, CU available	B	B	*	*	*	0	1	1	Stop, IL	Chain command
CU and/or channel not in CU						0	1	1	Chain command	Chain command
for the addressed device	B,D	C,D	*	*	*	1	0	1	Start, IL	Step, --
for another device	B,S,M	B,S,M	*	*	*	1	0	1	Start, IL	Step,
CU working	B,S,M	B,S,M	*	*	*	1	1	1	Start, IL	Step,
CU not available						1	1	1	Start, IL	Step,
Interpretation period in which next										
for the addressed device										
because of										
channel terminated by										
attention	*	B,D	*	*	B,D					
other type of termination	*	D	*	*	D					
Subchannel working	*	*	*	*	*					
CU available	*	*	*	*	*					
CU working	*	*	*	*	*					

Time and Method of Creating and Storing Status Indications

CONDITION	WRS	W/R	METHOD OF CREATING AND STORING STATUS INDICATIONS					T/O	BY	OF	W/T/O
			CREATE	STORE	SCANNER	WRS	DATA				
Attention	C*							C	C*	S	S
Status modifier								C	C	CS	CS
Customer unit end								C*	C	CS	CS
Busy								C	C	CS	CS
Channel end								C*	C*	CS	CS
Device end	C*							C*	C*	CS	CS
Unit check								C	C	CS	CS
Unit execution								C	C	CS	CS
Program-controlled interruption	C*							C	C	S	S
Input length	C							C	C	S	S
Program check	C							C*	C*	S	S
Protection end	C							C	C	S	S
Channel data check	C*							C	C	S	S
Channel control check	C*							C*	C*	CS	CS
Intelligent control check	C*							C*	C*	CS	CS
Clocking check	C							C	C	CS	CS

NOTES

C-The channel or the device can create or prevent the status condition at the indicated time. A CSW or its status position is not necessarily stored at this time.

Condition ends when channel device and are created at the indicated time. Other conditions may have been created previously but are not accessible to the program only at the indicated time. Examples of such conditions are program checks and channel data check, which are deleted while data is transferred, but are made available to the program only with channel end, unless the PDL has a component multiblock that have no set an interrupt condition to be generated earlier.

S-The status indication is stored in the CSW at the indicated time.

An S appearing alone indicates that the condition has been created previously. The letter C appearing with the S indicates that the status condition did not necessarily exist previously in the form that causes the program to be acted, and may have

been caused by the T/O for status or T/O interruption. For example, equipment multiblock may be deleted during a T/O interruption, causing channel data check or intelligent control check to be deleted, as in code such as the 2202. To ensure that intelligent control does not signal the multiblock condition in response to an interrupt, e.g., in T/O interrupt, one must take care to keep intelligent control from being indicated in the CSW.

*-The status condition generated or in the case of channel data check, may generate an information condition.

Channel end and device end do not result in information conditions when channel chaining is specified and no control conditions have been extracted.

**-This status indication can be created at the indicated time only by an interrupt condition.

If a system operation on the selected channel has been terminated by HALT DC, channel end indicates the termination of the data flow. The duration of the operation of the selected unit

Functions that May Differ Among Models

Instruction Execution

In the editing operations, overlapping fields give unpredictable results.

Equipment connected to the half-bit line of READ must be so constructed that the field signal will be removed when READ occurs. If excess duration of this instruction may result in incomplete updating of the files.

The purpose of the δ_3 field and the operand address in the δ_1 format of PREVINT may be further defined for a particular core and its appropriate diagnostic procedures. Similarly the number of low-order address bits that must be zero is further specified for a particular core. When the address does not have the required number of low-order zeros, a specification exception is recognized, and causes a program interruption.

The diagnostic operation is completed either by taking the next sequential instruction or by obtaining a new core from location 113. The diagnostic procedure may affect the problem supervisor, and interruptible states of the core, and the contents of storage registers and timer, as well as the progress of I/O operations.

Instruction Termination

Only one program interruption occurs for a given instruction. The old PSW always identifies a valid cause. This does not exclude simultaneous occurrence of any other causes. Which of several causes is identified may vary from one occasion to the next and from one model to another.

When instruction execution is terminated by a interruption, all part, or none of the result may be stored. The result data therefore are unpredictable. The setting of the condition code, if called for, may also be unpredictable. In general, the results of the operation should not be used for further computation.

Cases of instruction termination for a program interruption are:

Protection: The storage key of a result location does not match the protection key in the PSW. The operation is terminated. In the case of store, subtract, READ, and variable-length operations, Protected storage remains unchanged. The timing signals of processor may have been made available.

Addressing: An address specifies any part of data, instruction, or control word outside the available storage for the particular installation. The operation is terminated. Data in storage remain unchanged, except when designated by valid addresses.

Data: The sign or digit codes of operands in decimal arithmetic, convert to binary, or editing operations are incorrect, or fields in decimal arithmetic overlap incorrectly, or the decimal multiplicand has too many high order significant digits. The operation is terminated in all three cases. The condition code setting, if called for, is unpredictable for protection, addressing, and data exceptions.

Exponent Overflow: The result exponent of an ADD, SUBTRACT, MULTIPLY, or DIVIDE overflows and the result fraction is not zero. The operation is terminated. The condition code is set to 3 for ADD and SUBTRACT, and remains unchanged for MULTIPLY and DIVIDE.

Machine Check Interruption

For a machine-check interruption the old PSW is stored at location 45 with a zero interruption code. The state of the core is scanned out into the storage area starting with location 128 and continuing through as many words as are required by the given core. The new PSW is selected from location 103. Proper execution of these steps depends on the nature of the machine check. A change in the machine-check mask bit due to the loading of a new core results in a change in the treatment of machine checks. Depending upon the value of a machine check, the old treatment may still be in force for several cycles. Machine-checks held over in operations executed by a/n channels may either cause a machine-check interruption or are recorded in the new PSW for that operation.

Instruction-Length Code

The instruction-length code is predictable only for program and supervisor-call interruptions. For I/O and external interruptions, the interruption is not caused by the last interpreted instruction, and the code is not predictable for these classes of interruptions. For machine-check interruptions, the setting of the code is a function of the malfunction and therefore unpredictable.

For the supervisor-call interruption the instruction length code is 1, indicating the halfword length of successive data; for the program interruptions, the codes 1, 2, and 3 indicate the instruction length in halfwords. The code 0 is reserved for program interruptions when the length of the instruction is not available because of certain overlap conditions in instruction reading. In these cases, the bus location address in the old PSW does not represent the next instruction address. The instruction-length code 0 can occur only for a program interruption caused by a processor or unavailable data address.

Timer

Updating of the timer may be omitted when I/O data transmission approaches the limit of storage capacity.

System Control Panel

The system reset function may correct the parity of general and floating-point registers, as well as the parity of the PSW.

The number of data switches is sufficient to allow storing of a full physical storage word. Correct parity generation is provided. In some models, either correct or incorrect parity is generated under switch control.

The data in the storage, general register or floating-point register location, or the lower half-address part of the PSW as specified by the address switches and the storage-select switch, can be displayed by the display key. When the location designated by the address switches and storage-select switch is not available, the displayed information is unpredictable. In some models, the instruction address is permanently displayed and hence is not explicitly selected.

When the address-comparison switches are set to the stop position, the address of the address switches is compared against the value of the instruction address in some models, and against all addresses in others. Comparison involves only that part of the instruction address corresponding to the physical word size of storage.

Comparison of the entire halfword instruction address is provided in some models, as is the ability to compare data addresses.

The test light may be on when one or more diagnostic functions under control of resources are activated, or when certain abnormal circuit breaker or thermal conditions occur.

Normal Channel Operation

Channel capacity depends on the way I/O operations are programmed and the activity in the rest of the system. In view of this, an evaluation of the validity of a specific I/O configuration to function concurrently must be based on the application. Two systems employing identical requirements of I/O devices may be able to execute certain programs in common, but it is possible that other programs requiring, for example data chaining may not run on one of the systems.

The time when the interruption due to the *err* flag occurs depends on the model and the current activity. The channel may cause the interruption an unpredictable time after control of the operation is taken over by the COW containing the *err* flag.

The content of the count field in a COW associated

with an interruption due to the *err* flag is unpredictable. The content of the count field depends upon the model and its current activity.

When the channel has established which device on the channel will effect the next I/O instruction, the identity of the device is preserved in the channel. Because four conditions are associated with termination of an operation at the subchannel, the current assignment of priority for interruptions among devices may or may not be canceled when start I/O or test I/O is issued on the channel, depending upon the model.

The assignment of priority among requests for interruption from channels is based on the type of channel. The priorities of selector channels are in the order of their addresses, with channel 1 having the highest priority. The interruption priority of the multiplexer channel is not fixed, and depends on the model and the current activity in the channel.

Channel Programming Errors

A data address referring to a location not provided in the model normally causes program check when the device offers a byte of data to be placed at the non-existent location or requests a byte from that location. Models in which the channel does not have the capacity to address 16,777,216 bytes of storage cause program check whenever the address is found to exceed the addressing capacity of the channel.

In the following cases, action depends on the addressing capacity of the model.

1. When the data address in the COW designated by the COW exceeds the addressing capacity of the model, the I/O operation is not initiated and the COW is stored during the execution of *start I/O*. Normally an invalid data address does not preclude the initiation of the operation.

2. When the data address in a COW fetched during command chaining exceeds the addressing capacity of the model, the I/O operation is not initiated.

3. When a COW fetched on data chaining contains an address exceeding the addressing capacity of the model, and the device signals channel end immediately upon transmitting the last byte designated by the preceding COW, program check is indicated to the program. Normally, program check is not indicated unless the device attempts to transfer one more byte of data.

4. Data addresses are not checked for validity during skipping, except that the initial data address in the COW cannot exceed the addressing capacity of the model.

When the channel detects program check or protection check, the content of the count field in the associated COW is unpredictable.

When a programming error occurs in the information placed in the CEW or CWW and the addressed channel or subchannel is working, either condition code 1 or 2 may be set, depending on the model. Similarly, either code 1 or 3 may be set when a programming error occurs and a part of the addressed I/O system is not operational.

When a programming error occurs and the addressed device commits an interruptible condition with the channel and subchannel in the available state, status 10 may or may not clear the interruptible condition, depending on the type of error and the model. If the instruction has caused the device to be interrogated, as indicated by the presence of the busy bit in the CEW, the interruptible condition has been cleared, and the CEW contains program check, as well as the status from the device.

When the channel detects seven error conditions, all conditions may be indicated or only one may appear in the CEW, depending on the condition and the model.

Channel Equipment Errors

Parity errors detected by the channel on data sent to or received from the I/O device on some models cause the current operation to be terminated. When the channel and the CPU share common eq. pmon, parity errors on data may cause malfunction reset to be performed. The recovery procedure in the channel and

subsequent state of the subchannel upon a malfunction reset depend on the model.

Detection of channel-control-check or interface-control-check causes the current operation, if any, to be immediately terminated and causes the channel to perform the malfunction reset function. The recovery procedure in the channel and the subsequent state of the subchannel upon a malfunction reset depend on the model.

The contents of the CWW, as well as the address in the CEW identifying the I/O device, are unpredictable upon the detection of a channel-control-check condition.

Execution of malfunction reset in the channel depends on the type of error and model. It may cause all operations in the channel to be terminated and all operational subchannels to be reset to the available state. The channel may send the small-unit-device signal to the device connected to the channel at the time the malfunctioning is detected, or a channel sharing common equipment with the CEM may send the system-reset signal to all devices attached to the channel.

The method of processing a request for interruption due to equipment-unit monitoring, as indicated by the presence of the channel-data-check, channel-control-check, and interface-control-check conditions, depends on the model. In channels sharing common equipment with the CEM, malfunctioning detected by the channel may be indicated by the machine-check interruption.

Alphabetic List of Instructions

The listings in the name and operands columns below:

- A Adding exception
- C Conditional code set
- D Data exception
- DF Decimal-point overflow exception
- DK Division-by-zero exception
- DX Floating-point divide exception
- F Floating-point divide exception
- FE Floating-point divide exception
- K Fixed-point divide exception
- L New condition code loader
- LS Significance exception
- SL Divide operation exception
- S Normalized operator
- V Protection exception
- S Specification exception
- T Decimal feature
- Z Division-underflow exception
- R Direct control feature
- Z Protection feature

NAME	OPERANDS	TYPE	DESCRIPTION	LONG
Add	ST	RR C		TT IA
Add	A	RX C	A,S, P, M	TT IA
Add (Initial)	AT	SS TC	P,A, D, M	TT IA
Add (Normal)	AT	RX C	A,S, P, M	TT IA
Add (Terinal)	AT	RX C	A,S, P, M	TT IA
Add (Trigonal)	AT	RX C	A,S, P, M	TT IA
Add (Normal and (Temp))	N ADD	RR FC	S,U,D,L,S	TA
Add (Normal and (Temp))	N ADD	RX FC	A,S,U,D,L,S	TA
Add (Normal and (Short))	N ADD	RR FC	S,U,E,L,S	TA
Add (Normal and (Short))	N ADD	RX FC	A,S,U,E,L,S	TA
Add (T' initial + A) and (Temp)	AWB	RR FC	S, E,L,S	TE
Add (T' initial + A) and (Temp)	AWB	RX FC	A,S, E,L,S	TE
Add (T' initial + A) and (Short)	AT	RR FC	S, E,L,S	TE
Add (T' initial + A) and (Short)	AT	RX FC	A,S, E,L,S	TE
AND	AT	RR C		TT
AND	N	RX C	A,S	TT
AND	SI	C PA		TT
AND	SS	C PA		TT
Branch and Link	BALR	RR		TT
Branch and Link	BAL	RX		TT
Branch on Condition	BON	RR		TT
Branch on Condition	BOC	RX		TT
Branch on Count	BOCL	RR		TT
Branch on Count	BOC	RX		TT
Branch on Condition	BON	RR		TT
Branch on Condition	BOC	RX		TT
Branch on Equal	BAL	RS		TT
Branch on Equal (Zero or Equal)	BALE	RS		TT
Compare	CR	RR C	A,S	TT
Compare	C	RX C	A,S	TT
Compare-Decimal	CD	SS TC	A, D	TT

NAME	OPERANDS	TYPE	DESCRIPTION	LONG
Compare-Bitword	CR	RR C	A,S	TT
Compare-Byte	CLR	RR C	A,S	TT
Compare-Byte	CL	RX C	A,S	TT
Compare-Byte	CLJ	SI C	A	TT
Compare-Byte	CLC	SS C	A	TT
Compare-Byte	CDE	RR FC	S	TT
Compare-Byte	CD	RX FC	A,S	TT
Compare-Byte	CKB	RR FC	S	TT
Compare-Byte	CK	RX FC	A,S	TT
Convert to Binary	CVB	RX	A,S,D, IX	TT
Convert to Decimal	CVD	RX	P,A	TT
Divide	CT	SI, A,S	TT	TT
Divide	DR	RR	S, IX	TD
Divide	D	RX	A,S, IX	SD
Divide (Divide)	DT	SS T	P,A,S,D, IX	TD
Divide (Long)	NDPR	RR F	S,U,E,PK	TD
Divide (Long)	NDP	RX F	A,S,U,E,PK	SD
Divide (Short)	NDPE	RR F	S,U,E,PK	SD
Divide (Short)	NDP	RX F	A,S,U,E,PK	SD
Edit	ED	SS TC	P,A, X	TT
Edit and Mark	EDMK	SS TC	P,A, X	TT
Exclusive OR	XR	RR C		TT
Exclusive OR	X	RX C	A,S	TT
Exclusive OR	XI	SI C	P,A	TT
Exclusive OR	XI	SS C	P,A	TT
Exclusive OR	IX	RX	A,S, IX	TT
Divide (O)	IHO	SI CM	TT	TT
Divide (Long)	IDR	RR F	S	TT
Divide (Short)	IDR	RX F	S	TT
Divide (Character)	IC	EX	A	TT
Divide (String Key)	ISK	RR Z M, A,S	TT	TT
Load	LR	RR		TT
Load	L	RX	A,S	TT
Load Address	LA	RR C		TT
Load and Test	LTR	RR C		TT
Load and Test (Long)	LTRL	RR FC	S	TT
Load and Test (Test)	LTRT	RR FC	S	TT
Load Compare	LCR	RR FC	S	TF
Load Compare	LCR	RR C		TT
Load Compare	LCR	RX FC	S	TT
Load Compare	LCR	RX C		TT
Load Compare	LCR	SI FC	S	TT
Load Compare	LCR	SS FC	S	TT
Load Dual Word	LDW	RX	A,S	TT
Load (Long)	LDL	RX F	S	TT
Load (Long)	LDL	RX F	S	TT
Load Multiple	LM	RX	A,S	TT
Load Structure	LNS	RR C		TT
Load Structure (Long)	LNS	RX	A,S	TT
Load Test	LCR	RR FC	S	TT
Load Test (Test)	LCRT	RR FC	S	TT
Load Positive	LPR	RR C		TF
Load Positive (Long)	LPR	RR FC	S	TF
Load Positive (Test)	LPT	RR FC	S	TF
Load Positive (Test)	LPT	RR F	S	TF
Load Positive (Test)	LPT	RX F	S	TF
Load Positive (Test)	LPT	SI FC	S	TF
Load Positive (Test)	LPT	SS FC	S	TF
Load Positive (Test)	LPT	SI	P,A	TF
Move	MV	SI	P,A	TT
Move	MVC	SS	P,A	TT
Move Immediate	MVI	SS	P,A	TT
Move with Offset	MVO	SS	P,A	TT

NAME	OPERATION	TYPE	REGISTERS USED	CODE
Mult. 7-Digit	MV7	SS	1A	06
Multiply	MV	RH	S	0L
Multiply	M	RX	A,S	5C
Multiply Double	MD	SS,T	T,A,S,D	1CD
Multiply Halfword	MH	RX	A,S	1C
Multiply (Long)	MNDL	SS,T	S,CF	5C
Multiply (Long)	MNDL	SS,T	A,S,CF	5CL
Multiply (Short)	MNSR	SS,T	S,CF	5C
Multiply (Short)	MNSP	SS,T	A,S,CF	5CL
OR	OR	RH	C	1B
OR	O	RX	C	AS
OR	OL	SL	C	1A
OR	OU	SS	C	1A
Pack	PACK	SS	1A	E2
Read Direct	RDD	ST,Y	MPA	1G
Set Program Mask	SPM	RH,L	1A	1A
Set Storage Key	SKR	RHZ,M	AS	58
Set System Mask	SM	SH,M	A	59
Shift Left Double	S7M	SS,C	S	W
Shift Left Double	S7M	SS,C	S	SD
Shift Left Single	S7M	SS,C	S	WP
Shift Left Single	S7M	SS,C	S	WS
Shift Left	S7	SS	C	59
Shift Right Double	S7DM	SS,C	S	5B
Shift Right Double	S7DM	SS,C	S	5D
Shift Right	S7D	SS	C	5U
Shift Right Single	S7S	SS	C	5A
Shift Right Single	S7S	SS	C	5B
Shift Right	S7	SS	C	5B
Size T/D	STD	SE,CM	1C	1C
Size	ST	RX	D,A,S	70
Show Character	STC	RX	F,A	43
Show Environment	STE	RX	F,A,S	40
Show Command	STC	SW,F	F,A,S	40
Show Multi-ple	STM	SS	F,A,S	50
Show (Short)	STS	RX,F	F,A,S	50
Subtract	SP	RH,C		1F
Subtract	S	RH,C	A,S	1F
Subtract Double	SD	SS,T,C	A,A,D	DF
Subtract Halfword	SH	RH,C	A,S	1F
Subtract Unsigned	SU	RH,C	A,S	1F
Subtract & Logical	SL	RX,C	A,S	3F
Subtract Normalized (Long)	NSDR	RR,F,C	S,U,E,LS	2B
Subtract Normalized (Long)	NSD	RN,F,C	A,S,U,E,LS	6B
Subtract Normalized (Short)	NSR	RR,F,C	S,U,E,LS	5B
Subtract Normalized (Short)	NSI	RX,F,C	A,S,U,E,LS	7B
Subtract Unnormalized (Long)	SWR	RH,F,C	S,E,LS	2F
Subtract Unnormalized (Long)	SW	RH,F,C	A,S,E,LS	6F
Subtract Unnormalized (Short)	SZL	RH,F,C	S,E,LS	2F
Subtract Unnormalized (Short)	SZJ	RX,F,C	A,S,E,LS	7F
Supervisor Call	EVC	RR		3A
Test Class	TCM	ST,CM		2F
Test E,C	TCE	ST,CM		3D
Test Mask	TM	ST,C	A	31
Truncate	TR	SS,C	1A	10F
Transl. and Test	TTT	SS,C	A	10F
Unpack	UNPK	SS	1A	82
Write Direct	WRD	ST,Y,M,A	44	
Zero sum Add	ZAP	SS,T,C	1A,D,DF	FB

Ug of Instructions by Set and Feature

Standard Instruction Set

NAME	DESCRIPTION	TYPE	VERSION	NAME	DESCRIPTION	TYPE	VERSION
Add	AB	BR	C	II'	1A		
Add	A	BR	C	A,B,	II'	5A	
Add (Halfword)	AH	BR	C	A,B,	II'	4A	
Add Logical	ALB	BR	C			1B	
Add Logical	AL	BR	C			5B	
AND	BR	BR	C			14	
AND	B	BR	C			14	
AND	BB	BR	C			34	
AND	BC	BR	C			104	
Branch and Link	BALE	BR				95	
Branch and Link	BAL	BR				45	
Branch on							
Branch on	BBR	BR				1C	
Branch on	BBR	BR				4C	
Branch on C1 and	BCT1	BR				46	
Branch on C2 and	BCT2	BR				46	
Branch on Index	BDI	BR					
Branch on Index	BDI	BS				8E	
Branch on Logical	BXLI	BS				57	
Compare	CR	BR	C			19	
Compare	C	BR	C			39	
Compare (Halfword)	CH	BR	C			49	
Compare Logical	CLB	BR	C			15	
Compare Logical	CL	BR	C			55	
Compare Logical	CLAC	SS	C			66	
Compare Logical	CLC	SS	C			55	
Convert to Binary	UVB	RX				4F	
Convert to Decimal	UVU	RX				1E	
Divide	SI	M				63	
Divide	DR	BR				1E	
Divide	D	BR				5D	
Exclusive OR	XB	BR	C			17	
Exclusive OR	X	BR	C			57	
Exclusive OR	XE	SI	C			57	
Exclusive OR	XC	SI	C			1D	
Exabyte	EX	BR				44	
Exit to U	EUO	SI	CM			9K	
Insert Character	IC	BR				41	
Load	L	BR				18	
Load	T	BR				58	
Load Address	LA	BR				41	
Load Constant	LTD	BR	C			13	
Load Constant	LCB	BR	C			13	
Load Data Item	LDI	BR				48	
Load Multi-Block	LM	BS				38	
Load New Item	LNI	BR	C			1L	
Load Register	LRT	BR	C			10	
Load Register	PRW	ST	TM, A,S			82	
Move	M+J	SI				52	
Move	MVJ	SP				52	
Move Register	M+N	SP				51	
Move with Offset	MVO	SP				51	
Move Zone	M+Z	SS				50	
Multi-Block	M+	BR				1C	
Multi-Block	M	BR				1C	
Multi-Block To Forward	M+L	BR				1C	
OR	OR	BR	C			18	
OR	O	BR	C			24	
OR	OL	SI	C			60	
OR	OC	SS	C			1D	
To S	PACB	BR	C			12	

Set Unsigned Mask	SPM	RR	1		02	Load (Long)	LDI	RR,F	S	28
Set System Mask	SM	SI	M, A		03	Load (Long)	LDC	RR,F	S,B	08
Shift Left Double	SLLA	RS	C	S,	04	Load Negative (Long)	LNDR	RR,F,C	S	21
Shift Left Single	SLL	RS	C	S,	05	Load Negative (Short)	LNSR	RR,F,C	S	31
Shift Left Single Logical	SLLL	RS	C	S,	06	Load Positive (Long)	LPDR	RR,F,C	S	30
Shift Right Double	SRDA	RS	C	S,	07	Load Positive (Short)	LPER	RR,F,C	S	30
Shift Right Single	SRD	RS	C	S,	08	Load (Short)	LER	RR,F,C	S	28
Shift Right Single Logical	SRDL	RS	C	S,	09	Load (Short)	LEXW	A,S	78	
Shift Right Single Logical	SRL	RS	C		00	Multiply (Long)	NMDR	RR,T	S,ULS	20
Start LO	SIO	SI	CM		01	Multiply (Long)	NWD	RR,T	A,S,UL	40
Store	ST	RX	P,A,S		02	Multiply (Short)	NWER	RR,T	S,UL	30
Store Character	STC	RX	P,A		03	Store (Long)	SIDR	RR,F,C	A	6
Store Halfword	STH	RX	P,A,S		04	Store (Short)	SIDS	RR,F	A,S	70
Store Multiple	STM	RS	P,A,S		05	Subtract Normalized (Long)	NSDR	RR,F,C	S,UL,LS	80
Subtract	SR	RR	C		06	Subtract Normalized (Short)	NSD	RR,F,C	A,S,UL,LS	60
Subtract	S	RX	C	A,S,	07	Subtract Normalized (Short)	NSD	RR,F,C	A,S,UL,LS	60
Subtract Halfword	SII	RX	C	A,S,	08	Subtract Normalized (Short)	NSD	RR,F,C	A,S,UL,LS	60
Subtract Long	SLR	RR	C		09	Subtract Normalized (Short)	NSD	RR,F,C	S,UL,LS	80
Subtract Logical	SL	RX	C	A,S	0A	Subtract Normalized (Short)	NSD	RR,F,C	S,UL,LS	80
Supplementary Cell	SVC	RX			0B	Subtract Normalized (Short)	NSD	RR,F,C	A,S,UL,LS	70
Test Channel	TCH	SI	CM		0C	Subtract Normalized (Short)	NSD	RR,F,C	A,S,UL,LS	70
Test LO	TIO	SI	CM		0D	Subtract Normalized (Short)	NSD	RR,F,C	S,UL,LS	20
Test Under Mask	TIU	SI	C	A	0E	Subtract Normalized (Short)	NSD	RR,F,C	S,UL,LS	20
Translate	TR	RS	P,A		0F	Subtract Normalized (Short)	NSD	RR,F,C	S,UL,LS	20
Translate and Text	TRT	RS	C	A	10	Subtract Normalized (Short)	NSD	RR,F,C	S,UL,LS	20
Unlink	UNFK	RS	P,A		11	Subtract Normalized (Short)	NSD	RR,F,C	S,UL,LS	20

Floating-Polar Feature Instructions

NAME	DESCRIPTION	TYPE	EXCEPTIONS	CODE
Add Normalized (Long)	NALB	RR,F,C	S,U,S,LS	20
Add Normalized (Long)	NAT	RX,F,C	A,S,U,LS	64
Add Normalized (Short)	NABR	RR,F,C	S,U,LS	34
Add Normalized (Short)	NAR	RX,F,C	A,S,U,LS	7A
Add Unnormalized (Long)	AWB	RR,F,C	S, ETS	2E
Add Unnormalized (Long)	AW	RX,F,C	A,S, ETS	9E
Add Unnormalized (Short)	AUB	RR,F,C	S, ETS	3E
Add Unnormalized (Short)	AU	RX,F,C	A,S, ETS	7E
Compare (Long)	CDE	RR,F,C	S	29
Compare (Long)	CD	RX,F,C	A,S	69
Compare (Short)	CER	RR,F,C	S	29
Compare (Short)	CE	RX,F,C	A,S	79
Divide (Long)	NDIB	RR,F	S,UL,TK	2E
Divide (Long)	NDI	RX,T	A,S,UL,TK	6E
Divide (Short)	NDST	RR,T	S,UL,TK	3E
Divide (Short)	NDT	RX,T	A,S,UL,TK	7E
Halve Long	HDK	RR,F	S	2E
Halve Short	HDK	RR,T	S	2E
Load and Test (Long)	LTDR	RR,F,C	S	29
Load and Test (Short)	LTER	RR,F,C	S	39
Load Complement (Long)	LCDR	RR,F,C	S	29
Load Complement (Short)	LCDS	RR,F,C	S	39

Decimal Feature Instructions

NAME	DESCRIPTION	TYPE	EXCEPTIONS	CODE
Add Decimal	AD	SS,T,C	P,A, D, DP	7A
Compare Decimal	CD	SS,T,C	A, D	69
Divide Decimal	DD	SS,T	P,D, RD, DR, TD	ED
Divide Decimal	DD	SS,T,C	P,A, D	DP
Equal and Mask	EQMK	SS,T,C	P,A, D	7D
Multiply Decimal	MP	SS,T	P,A, D	6C
Subtract Decimal	SD	SS,T,C	P,A, D, DP	FB
Zero and Add	ZAP	SS,T,C	P,A, D, DP	F8

Commercial Instruction Set

The commercial instruction set includes the instructions of both the standard instruction set and the decimal feature.

Universal Instruction Set



















The universal instruction set includes the instructions of the standard instruction set, the floating-point feature, and the decimal feature.

Direct Control Feature Instructions












NAME	DESCRIPTION	TYPE	EXCEPTIONS	CODE
Read Direct	RDD	SI,X,M,A		83
Write Direct	WDD	SI,X,M,A		84






















Protection Feature Instructions

NAME	DESCRIPTION	TYPE	EXCEPTIONS	CODE
Total Strong Key	ISE	RR,Z,M,A		09
Set Strong Key	SFR	RR,Z,M,A		09

	Page		Page
Instruction Formats by Mnemonic			
A RX	27		
			
AD RX (Long Operands)	46		
			
ADD R9 (Long Operands)	47		
			
AE RX (Short Operands)	42		
			
AER R9 (Short Operands)	43		
			
AH RX	27		
			
AL RX	27		
			
ALR RR	27		
			
AP SS	15		
			
AR SR	27		
			
AU PX (Short Operands)	15		
			
AVB RR (Short Operands)	45		
			
AW RX (Long Operands)	46		
			
AWP RR (Long Operands)	45		
			
BAL RX	64		
			
BALR RR	64		
			
BC RX	63		
			
BCR R2	63		
			
BCT RX	61		
			
BCTR R1	64		
			
BIN RS	61		
			
BIV RS	61		
			
BIVt RS	66		
			


		Page		Page	
C	33	20	C	33	
CD	RX (Long Operands)	40	CD	RX	
CDR	RR (Long Operands)	46	CVD	RH	
CE	RH (Short Operands)	40	D	RX	
CER	RR (Short Operands)	46	DD	RX (Long Operands)	
CH	RX	20	DDC	RR (Long Operands)	
CL	RX	53	DE	RX (Short Operands)	
CLC	39	53	DER	RR (Short Operands)	
CM	SP	53	DP	SS	
CLR	RN	53	DR	RR	
CF	SS	37	ED	SS	

		Page
EDMX SS		26
		
EDCR RR		28
		
EX RR	63	38
		
HDR RR (Long Operands)	47	43
		
HDR RR (Short Operands)	47	43
		
HIO SI	24	43
		
IC RX	60	25
		
ISK RR	73	56
		
I RX	25	44
		
IA RX	57	44
		
ICDR RR (Long Operands)	47	25
		
ICCR RR (Short Operands)	47	43
		
EPDS RR (Long Operands)	47	43
		

Page	Page
41 ATR RR (Short Operands)	47 MER RR (Short Operands)
	
42 LPR RR	48 JMF RX
	
49 LPSW SI	55 MP SS
	
50 AR RR	56 MR RR
	
57 ATDR RR (Long Operands)	63 MVC SS
	
58 ATR RR (Short Operands)	64 MVT SI
	
59 LTR RR	65 MVM RS
	
60 M RX	66 MVC SS
	
67 MD RX (Long Operands)	67 MVT SS
	
68 MUN RR (Long Operands)	68 N RX
	
69 ME RX (Short Operands)	69 NC SS
	

		Page	
NI SI		56	36 BX (Shift Operands)
NR RR		54	SER RR (Shift Operands)
O BX		59	SH BX
OC SS		54	SIO SI
OI SI		54	SI RI
OR RR		54	SLA RS
PACK SS		58	SUBB RS
RDD SI		74	SUDR RS
S AX		95	RU RI
SD AX "Long Operands."		15	SRR RI
SDR RR (Long Operands)		15	SP SS

		Page		Page
SPM	R8	73	STB RX (Short Operands)	49
SH	R9	28	STB RX	31
SRA	R9	32	STM RS	41
SRAA	R8	34	STB RX (Short Operands)	46
SRDI	RS	69	SUB RR (Short Operands)	46
SRA	RS	69	SVC RR	72
SSC	RR	73	SW RX (Long Operands)	46
SSM	SI	73	SWN RR (Long Operands)	46
ST	RX	34	TECH RT	65
SRC	RX	62	TIO RI	51
STD	RX (Long Operands)	42	TRI SI	55



IBM

International Business Machines Corporation

Data Processing Division

308 East Post Road, White Plains, N.Y. 10601