

BOOTSTRAP CIRCUITS

The word *bootstrapping* is defined in *Webster's New World College Dictionary* (1) as "to lift (or raise) oneself by the (or one's own) bootstraps to achieve success by one's own unaided efforts." A similar phenomenon may occur in some electrical and electronic circuits. A circuit can sense a voltage change at one terminal of a two-terminal element and cause an equal change in the voltage of the other terminal (2). Thus the voltage drop across that element remains almost unchanged. For example, while terminal *a* of the device shown in Fig. 1 may have higher potential than terminal *b* (by *V* volts), if the voltage or potential at *b* is somehow raised, a potential change at *a* follows that at node *b*. This is referred to as bootstrapping since it is similar to a person trying to lift himself or herself off the ground by pulling his or her bootstraps. In actual circuits where bootstrapping is used, the voltage across the element may change.

The bootstrapping technique has been used for both digital and analog circuits. Some examples of each are presented next.

BOOTSTRAPPING IN DIGITAL CIRCUITS

Bootstrapping has been used in digital circuits (CMOS and BiCMOS) mainly to increase the voltage swing of the logic gates. In such circuits, bootstrapping is achieved by using capacitive coupling (3), as in the NMOS bootstrapped inverter shown in Fig. 2 (4).

In Fig. 2, *M*₁ maintains the voltage of node *a* at *V*_{dd} - *V*_T (where *V*_T is the threshold voltage of the NMOS transistor). If the input is grounded, *M*₃ is turned off, whereas *M*₂ is turned on and thus provides current to charge *C*_{out}. This causes the output voltage *V*_o to rise toward *V*_{dd}. If *C*_{boot} is ignored temporarily, *M*₂ should turn off as soon as *V*_o = *V*_{dd} - 2*V*_T. However, due to the capacitor coupling provided by *C*_{boot}, the voltage of the gate of *M*₂ will follow the rising output. In other words, node *a* is bootstrapped. Notice that *M*₁ cuts off once *V*_a exceeds *V*_{dd} - *V*_T; thus node *a* can be assumed floating (isolated from *V*_{dd}). This allows the voltage *V*_a to rise above *V*_{dd} until it reaches *V*_{dd} + *V*_T, and as a result *V*_o can be pulled up to *V*_{dd}. This is the main advantage of using bootstrapping in the case of the NMOS inverter. To achieve proper bootstrapping, *C*_{boot} must satisfy the following condition (4):

$$C_{boot} \geq \frac{2V_T}{V_{dd} - 2V_T - V_{OL}} C_{par}$$




Figure 1. Bootstrapping in electronic circuits: The bootstrapping circuit forces the voltage at node *a* to track any voltage changes occurring at node *b*.




Figure 2. Bootstrapped NMOS inverter (4). The bootstrapping is achieved by *C*_{boot}.




Figure 3. A bootstrapped BiCOMOS inverter (5).




Figure 4. Bootstrapping to increase the output resistance of a current source.




Figure 5. A bipolar bootstrapped current source. Any change in v_a will cause a similar change in v_b , such that the voltage across Q_1 remains constant.

where C_{par} is the parasitic capacitor at node a and V_{OL} is the low logical level of the NMOS inverter. It is important to notice that the bootstrapping due to capacitive coupling is valid for a finite period of time. The charge stored on the boot node (node a) will leak off as time passes, and the voltage at node a will drift back to its nominal value $V_{\text{dd}} - V_{\text{T}}$; V_o will consequently drift to $V_{\text{dd}} - 2V_{\text{T}}$.

Bootstrapping has also been used for BiCMOS digital inverters to force the output logic high levels to approach V_{dd} (similar to NMOS). One example of such circuits is shown in Fig. 3 (5).

BOOTSTRAPPING FOR ANALOG CIRCUITS

Bootstrapping techniques can be effective in analog circuits, for instance, to increase the output resistance of a current source (2,6). This can be explained conceptually using Fig. 4. The bootstrapping circuit senses any change in V (the voltage of node a) and generates an equal change at node b so that the voltage across the current source is almost constant. This implies that the output resistance of the current source remains high. It can be shown that output resistance R_o increases by a factor $1/1 - \alpha$, where α is the small signal voltage gain (2) where v_a is the small signal voltage at node a and v_b is the small signal voltage at node b . The gain α should ideally be unity so that the output resistance of the current source is infinite. But in practice it will have a finite value ($\alpha < 1$).

Figure 5 shows how the current source, consisting of Q_1 and V_{BB1} , is bootstrapped using Q_2 , V_{EE2} , and R . The voltage gain from the base of Q_2 (node a) to the emitter of Q_1 (node b) is less than but very close to unity. Therefore, node b tracks node a . Thus the collector-emitter voltage and the collector current of Q_1 remains almost unchanged even though the voltage at node a may vary. This implies that the output resistance is increased.

BIBLIOGRAPHY

1. *Webster's New World College Dictionary*, 3rd ed., 1997.
2. A. S. Sedra and K. C. Smith, *Microelectronics Circuits*, Philadelphia: Saunders College Publishing, 1991.

3. R. E. Joynsan et al., Eliminating threshold losses in MOS circuits by bootstrapping using varactor coupling, *IEEE J. Solid-State Circuits*, **SC-7**: 217-224, 1972.
4. L. A. Glasser and D. W. Dobberpuhl, *The Design and Analysis of VLSI Circuits*, Reading, MA: Addison-Wesley, 1985.
5. S. H. K. Embabi, A. Bellaoucer, and K. I. Islam, A bootstrapped bipolar CMOS (B²CMOS) logic gate for low voltage applications, *IEEE J. Solid-State Circuits*, **30**: 47-53, 1995.
6. R. L. Gerzer, P. E. Allen, and N. R. Strader, *VLSI Design Techniques for Analog and Digital Circuits*, New York: McGraw-Hill, 1990.

SHERIF H. K. EMBABI
Texas A&M University

BOUNDARIES, SEMICONDUCTOR-INSULATOR.

See SEMICONDUCTOR-INSULATOR BOUNDARIES.