arrays. In this article, the following two-dimensional, secondorder linear partial differential equation (PDE)

$$
a(x,y)\frac{\partial^2 u}{\partial x^2} + b(x,y)\frac{\partial u}{\partial x} + c(x,y)\frac{\partial^2 u}{\partial y^2} + d(x,y)\frac{\partial u}{\partial y} + e(x,y)\frac{\partial^2 u}{\partial x \partial y} + f(x,y)u = g(x,y)
$$
 (1)

and its numerical solution via Successive Over-Relaxation (SOR) methods is considered. Given an initial estimate $u^{(0)}$, the SOR methods (7) obtain a refined estimate $u^{(R)}$ of the solution of Eq. (1) discretized over an $M \times N$ grid by using R iterations which iteratively improve each of the discretized solution estimate components $u_{m,n}^{(r)}$ by combining the previous estimate $u_{m,n}^{(r-1)}$ with recent estimates of its northern, western, eastern, and southern neighbors. Thus

$$
u_{m,n}^{(r)} = u_{m,n}^{(r-1)} - \omega^{(r)} [\beta_{m,n,N} u_{m-1,n}^{(^*N)} + \beta_{m,n,N} u_{m,n-1}^{(^*N)} + u_{m,n}^{(r-1)} + u_{m,n}^{(r-1)} + \beta_{m,n,E} u_{m,n+1}^{(^*E)} + \beta_{m,n,S} u_{m+1,n}^{(^*S)} - \gamma_{m,n}]
$$
\n(2)

for $r = 1, 2, \ldots, R$ and for all $(m, n) \in \Omega^{\circ}$, given the relaxation sequence $\omega^{(r)}$ for $r = 1, 2, \ldots, R$, an initial discretized solution estimate $u_{m,n}^{(0)}$ for all $(m,n) \in \Omega^{\circ}$ and boundary conditions $u_{m,n}^{(R)} = u_{m,n}^{(0)}$ for all $(m, n) \in \partial\Omega$ where

$$
\Omega = \left\{ (m, n) \middle| \begin{aligned} m &\in \{0, 1, ..., M + 1\} \\ n &\in \{0, 1, ..., N + 1\} \end{aligned} \right\}
$$

where Ω° and $\partial\Omega$ denote the interior and boundary of Ω , respectively, and where each sweeping ordering parameter $*_N$, $*_{W}$, $*_{E}$, and $*_{S}$ takes a value of *r* or $(r - 1)$ and implies a sequence of precedence among the computations of $u_{m,n}^{(r)}$. A family of parallel SOR algorithms is obtained by segmenting the SOR algorithms into arithmetic grains, parameterizing the assignment of the arithmetic grains to at most *P* parallel processes intended for execution on *P* processors, and parameterizing the number of arithmetic grains computed between communications events. To evaluate the complexity and performance of the parallel algorithms presented here, it is assumed that $\omega^{(r)}$ and R are known and that the discretization grid is static.

Because the numerical performance and parallelism of a given algorithm depend on the ordering parameters (8–11), the Jacobi (J), red–black Gauss–Seidel (RB), and natural Gauss–Seidel (GS) orderings are considered. In the Jacobi ordering, $*_N = *_{\mathcal{W}} = *_{\mathcal{E}} = *_{\mathcal{S}} = r - 1$. Thus with the J ordering, all components at iteration *r* may be computed in parallel. In

ELLIPTIC EQUATIONS, PARALLEL OVER SUCCESSIVE RELAXATION ALGORITHM

Numerous numerical parallel techniques exist for solving elliptic partial differential equation discretizations (1–4). The most popular among these are parallel Successive Over-Relaxation (SOR) (5) and parallel multigrid methods (6) for a variety of parallel architectures, including shared memory machines, vector processors, and one- and two-dimensional

Table 1. Ordering Parameters

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

48 ELLIPTIC EQUATIONS, PARALLEL OVER SUCCESSIVE RELAXATION ALGORITHM

the RB ordering, the components of *u* are divided into two To evaluate the complexity and performance of the parallel groups; $u_{m,n}$ is red if $(m + n)$ is even, and black if $(m + n)$ is algorithms presented in this article, it is assumed that the odd. Red components at iteration *r* are updated using black relaxation sequence is known, that *R* is fixed and known, and components from iteration $(r - 1)$, that is, $*_N = *_N = *$ $*_s$ = r – 1. Black components at iteration r are updated using red components from iteration *r*, that is, $*_N = *_N = *_S =$ *^r*. Thus with the RB ordering, all red components may be com- **ARCHITECTURE AND ARCHITECTURAL PARAMETERS** puted in parallel followed by the computation of all black components in parallel. In the GS ordering, $*_N = *_W = r$, and $*_E = *_S = r - 1$, and thus all components with identical values The target architecture and associated software protocol con-

thesis of Eq. (2) for each iteration and comparing the accumu-

The number of iterations R which guarantee a solution of desired accuracy depend on the relaxation sequence $\omega^{(r)}$. There dynamic $(7,12)$, global adaptive dynamic (13) , and local adaptive dynamic $(14-16)$. In the static and unadaptive dynamic pologies. cases, the relaxation sequence $\omega^{(r)}$ is known before execution of the SOR and therefore the evaluation of the SOR requires and processor $(p-1)$ designated W_{in} (West in) and W_{out} (West no computations other than those in Eq. (2). In the global out) on processor *p*. Likewise, there are two communication adaptive dynamic and local adaptive dynamic cases, the re- links between processor p and processor $(p + 1)$ designated laxation sequence is computed as the SOR iterations proceed. E_{in} (East in) and E_{out} (East out) on processor *p*. The unidirec-In these cases, again an arithmetic grain can be redefined to tional link from processor p to processor q is designated $L(p, q)$

enhance SOR algorithm performance (17). This strategy com- output message initiations must be paired for two processors putes an initial, crude, approximate solution on a coarse mesh to communicate and exchange data. Communication between with a low-order numerical method that is enriched until a processors is synchronized. When data is passed between two prescribed accuracy is attained. Enrichment indicators, which processors, the output processor is blocked until the input are frequently estimates of the local discretization error, are processor is ready and vice versa (18). Furthermore, output used to control the adaptive process. Resources are introduced messages are not initiated until the last word of a message in regions having large enrichment indicators and are deleted has been computed. from regions where indicators are low. This strategy can also Total latency is a combination of arithmetic latency and be incorporated by redefining an arithmetic grain to include communication latency. Each processor requires time τ_a to the calculation and usage of enrichment indicators. execute an arithmetic instruction where τ_a includes the cost

that the discretization grid is static.

 $*_E = *_S = r - 1$, and thus all components with identical values
of $(m + n)$ may be computed in parallel. These orderings are
summarized in Table 1.
If the number of iterations B, which guarantee a solution array was chosen for If the number of iterations *R*, which guarantee a solution array was chosen for several reasons. First, it is among the If the number of iterations *R*, which guarantee a solution array was chosen for several reasons. Fir of desired accuracy is not known, then a dynamic stop rule least complex of all parallel architectures. If a parallel algo-
can be implemented by redefining an exit hypotic grain to in the rithm can be devised to execute e can be implemented by redefining an arithmetic grain to in-
clude accumulating the magnitudes of the terms in the parent then it is not necessary to consider more complicated architecthen it is not necessary to consider more complicated architec-
thesis of Eq. (2) for each iteration and comparing the accumulatives. Second, an algorithm developed for a linear-array topology is portable among architectures because it can be exe-
The number of iterations R which guarantee a solution of cuted on topologies which include the linear array. Third, linear arrays require less hardware, are physically smaller, consume less power, require less cabling and backplane wirare many relaxation schemes including static (7), unadaptive consume less power, require less cabling and backplane wir-
dynamic (7.12) global adaptive dynamic (13) and local adaption ing, and are less expensive than more

There are two communication links between processor *p* incorporate the computations of such adaptive strategies. *q*). Each processor executes an instruction stream consisting The use of an adaptive grid is another strategy that can of arithmetic and message initiation instructions. Input and

Figure 2. Nonconcurrent message startup blockage from *p* to $(p + 1)$. **Figure 3.** Nonconcurrent message startup blockage from $(p + 1)$ to *p*.

ELLIPTIC EQUATIONS, PARALLEL OVER SUCCESSIVE RELAXATION ALGORITHM 49

Figure 4. Concurrent message startup blockage.

of instruction fetch and decode, operand fetch and save, caching, operand index calculation, loop overhead, etc..
Each processor requires overhead time τ_d to initiate a mes-
sage, where τ_d includes the cost of initializing source ad-
dress, destination address, and messag dress, destination address, and message length registers, **Concurrent Architecture** possible buffer allocation, etc. A communication link requires time $\tau_c(W) = \tau_s + W\tau_\omega$ to transfer a W-word message across a link where τ_s is the message start-up time and τ_ω is the per word transfer time if the other processor partici-
pating in the communication is ready for the message all communication links. A processor that finishes message pating in the communication is ready for the message all communication links. A processor that finishes message transfer. If the other processor is not ready, then the link initiation first blocks, as in the nonconcurrent blocks and transfer of the message is delayed. Message after the second processor finishes message initiation, execu-
startup time τ_s includes the time to synchronize clocks, tion of arithmetic instructions or message startup time τ_s includes the time to synchronize clocks, tion of arithmetic instructions or message initiation may re-
transfer header information, etc.
tion of arithmetic instructions or message initiation may re-
tra

The capabilities of the *P* processors classify the architec- communication link.
ture as either *nonconcurrent* or *concurrent*. The presence or Initiation of a me ture as either *nonconcurrent* or *concurrent*. The presence or Initiation of a message on a communication link is blocked absence of concurrency is usually determined by the presence until any message in progress on that or absence of a direct memory access (DMA) unit. $\qquad \qquad \text{ample, message initialations from processor } p \text{ to processor } (p + q)$

In nonconcurrent architecture, the *P* processors perform ei-
ther the execution of arithmetic instructions, message initia-
tion instructions, or unidirectional communications across
fig. 6, processor $(p + 1)$ executes the conclusion of startup, words are transferred across the communication link with a latency of τ_{ω} for each word until the message transfer is complete. Arithmetic and messageinitiation processing remains blocked throughout the message transfer. At the conclusion of the message transfer, arithme- operations of Eq. (2) for fixed *m*, *n*, and *r*. The arithmetic comtic or message-initiation processing resumes on both pro- plexity and communication among grains are summarized in cessors (dashed boxes). Figure 3 shows a similar situation Table 2. Thus *R* iterations of SOR consist of *MNR* arithmetic with the direction of communication reversed, that is, data is grains whose execution require $11MNR$ operations.

Figure 6. Data-dependency blockage.

In concurrent architecture, the processors are capable of exe cuting arithmetic instructions or message-initiation instrucinitiation first blocks, as in the nonconcurrent case. However, sume, as shown in Fig. 4 in addition to the unblocking of the

until any message in progress on that link completes. For ex-1) are blocked on both p and $(p + 1)$ until the transfer from p **Nonconcurrent Architecture** to (*p* + 1) is complete, as shown in Fig. 5.

THE PARAMETERIZED FAMILY OF SOR ALGORITHMS

An *arithmetic grain*, denoted by its output $u_{m,n}^{(r)}$, consists of the

Figure 5. Message-initiation blockage.

Figure 7. Maximum arithmetic and communications concurrency.

dictated by *P* arithmetic grain aggregation coefficients h_1, h_2 , process must take into account their interprocess dependen-. ., *h_P*, where cies. Because the GS sweeping dependencies are supersets of

$$
\left\lfloor \frac{N}{P} \right\rfloor \le h_p \le \left\lceil \frac{N}{P} \right\rceil, p = 1, 2, ..., P, \text{ and } \sum_{p=1}^{P} h_p = N
$$

define the *cumulative arithmetic grain aggregation coefficients* H_0, H_1, \ldots, H_p , where H_1, \ldots, H_p , where

$$
H_0 = 0, H_p = H_{p-1} + h_p, p = 1, 2, \ldots, P
$$

P are $u_{m,n}^{(r)}$ for all $m = 1, 2, \ldots, M$, for all $n = H_{p-1} + 1$, input and output communication grain associated with each H_{p-1} + 2, . . ., H_p , and for all $r = 1, 2, \ldots, R$. The relation- arithmetic grain on the left and right edges of Fig. 9. The ship between the discretization grid and the processing array order in which the communication grains are executed is chois shown in Fig. 8. Sen as the order in which the corresponding boundary infor-

cess *p* is h_pMR , the number of arithmetic operations executed the arithmetic grain execution ordering described before.
p process *p* is $11h_pMR$. For each $r = 1, 2, ..., R$, each pro- Communication grains between process by process *p* is $11h_pMR$. For each $r = 1, 2, \ldots, R$, each pro- Communication grains between process *p* and western process *p* and western process *p* depends on receiving a western boundary of *M* words cess $(p - 1)$ are cess *p* depends on receiving a western boundary of *M* words consisting of $u_{m,H_p-1}^{(*)}$ for $m = 1, 2, \ldots, M$ and an eastern tion grains between process p and eastern process $(p + 1)$ are boundary of *M* words consisting of $u_{m,H_p+1}^{(*)}$ for $m = 1, 2, \ldots$, also executed from top to bottom. *M*. In addition, for each $r = 1, 2, \ldots, R$, each process *p* must Let an *arithmetic step* be the contiguous arithmetic grains send a western boundary of *M* words consisting of $u_{m,H_{p-1}+1}^{(r)}$ for executed between communications events, and let *U* be the $m = 1, 2, \ldots, M$ and an eastern boundary of *M* words con- number of communication grains in any message. The choice σ isisting of $u_{m,H_p}^{(r)}$ for $m=1,\,2,\,\ldots\,,M.$ The total arithmetic and σ of U induces the number of arithmetic grains in each arithmetic communication complexities for process *p* are summarized in tic step. Because the time to communicate a *W*-word message

The assignment of the *MNR* grains to the *P* processes is The order in which arithmetic grains are executed by each the RB dependencies, which in turn are supersets of the J sweeping dependencies, the arithmetic grain ordering for GS sweeping is chosen. For RB sweeping, the indices are relabeled so that all red arithmetic grains precede black arithmetic grains. The execution of arithmetic grain $u_{mn}^{(r)}$ depends on Then the arithmetic grain aggregation coefficients are used to *tic grains*. The execution of arithmetic grain $u_{m,n}^{(r)}$ depends on define the *cumulative arithmetic grain aggregation coefficients* the input variables g among rows and from left to right within a row (see Fig. 9).

H communication grain is the communication of a single word of boundary information by any process *p* to the western The arithmetic grains assigned to process *p* for $p = 1, 2, \ldots$, process $(p - 1)$ or to the eastern process $(p - 1)$. There is an Because the number of arithmetic grains assigned to pro- mation is needed and generated by each process according to s is h MR, the number of arithmetic operations executed the arithmetic grain execution ordering desc

Table 3. is $\tau_c(W) = \tau_s + W\tau_w$, longer messages, that is, large *U*, result

Table 2. Arithmetic Grain Computation and Communication Complexities

Operations			Input		Output	
		Total	Variables	Words	Variables	Words
$\sqrt{2}$	ບ	TT	$u^{\text{\tiny $(\ast$N)}_{m-1,n}},\, u^{\text{\tiny $(\ast$W)}_{m,n-1}},\, u^{\text{\tiny $(r-1)$}}_{m,n},\, u^{\text{\tiny $(\ast$E)}_{m,n+1}},\, u^{\text{\tiny $(\ast$S)}_{m+1,n}}$		$u_{m,n}^{(r)}$	

Figure 8. Discretization grid and processing-array relationship.

in a smaller average per word transfer time that reduces overall latency. However, longer messages also contribute to delaying computations on processors that depend on message data; thereby increasing overall latency. Thus expressing latency as a function *U* affords a means to determine this tradeoff optimally.

The number of input and output words to each process is *MR*, and therefore, the number of messages to and from each **Figure 9.** Arithmetic steps for process *p*. process is given by

$$
S=\left\lceil\frac{MR}{U}\right\rceil
$$

The reception of each *U*-word message by process *p* from process $(p - 1)$ with the corresponding message from process $(p + 1)$ enables computing Uh_p arithmetic grains which gener- $(p + 1)$ enables computing U_n arithmetic grains which gener-
ate a pair of *U* word messages, one needed by process $(p - 1)$ **LATENCY ANALYSIS** and the other needed by process $(p + 1)$. Thus the execution

Equal (s), Win(s), and Ein(s), executes approximately 1/S of
the total of arithmetic grains, western output grains, eastern
output grains, western input grains, eastern input grains,
or eastern input grains,
respectively respectively where the argument $s \in \{1, 2, \ldots, S\}$ specifies **Nonconcurrent SOR** which 1/*S* of the total grains is executed for a particular subroutine call. For instance, when $u_{i,j} = u_{m,n}^{(r)}$ with $i = M(r - 1)$ $+m$ and $j = n$, then Comp(*s*) executes $u_{i,j}$ for $i = U(s - 1) +$ $1, U(s - 1) + 2, \ldots, Us \text{ and } j = H_{p-1} + 1, H_{p-1} + ...$

puted *S* arithmetic steps for $s = 1, 2, \ldots, S$, totaling g_pMR grains, sent S messages for $s = 1, 2, ..., S$ to process $(p -$ instruction 1//instruction $2//$. \ldots //instruction *n* 1), totaling *MR* words, received S messages for $s = 1, 2, ...,$ *S* messages from process $p - 1$, totaling MR words, sent *S* To satisfy dependency constraints, it is required that $U \leq M$ messages for $s = 1, 2, \ldots, S$ to process $(p + 1)$, totaling MR

Table 3. Grain Computation and Communication Complexities for Process *p*

		Input to Process		Output from Process	
	Arithmetic	p, Words		p, Words	
Grains	Operations	$p-1$	$p+1$	$n-1$	$p+1$
h_nMR	$11h_nMR$	МR	ΜR	МR	ΜR

words and received *S* messages for $s = 1, 2, \ldots$, *S* from pro- $\cos (p + 1)$ totaling MR words, excluding the boundary processes $p = 1$ and $p = P$, where the communication to process $(p-1)$ and $(p + 1)$, respectively, is null.

and the other needed by process $(p + 1)$. Thus the execution
of Uh_p arithmetic grains is bracketed by communications
events which define an arithmetic step and therefore the
number of arithmetic steps is S.
Five subroutin

When arithmetic computations and communications cannot be done simultaneously, the algorithm described in Fig. 10 is used for the J and RB sweepings, and the algorithm described *H_p*. in Fig. 11 is used for the GS sweeping, where the parallel When the algorithm is executed, each process p has com- execution of instructions $1, 2, \ldots, n$ is indicated by

in the J case, and $U \leq M/2$ in the RB and GS cases.

In the J and RB cases, dependencies allow executing the worst-case process to begin immediately, and then execution proceeds without blocking because its western and eastern neighbors have at most the same number of grains to compute at each arithmetic step. Thus the latency in the J and RB cases is bounded from above by L_{Jn} and L_{RBn} with

$$
L_{\text{Jn}} = L_{\text{RBn}} = S(4(\tau_{\text{d}} + \tau_{\text{s}} + U\tau_{\text{w}}) + h_{\text{q}}U\tau_{\text{g}})
$$

$$
= \left[\frac{MR}{U}\right] (4\tau_{\text{d}} + 4\tau_{\text{s}} + 4U\tau_{\text{w}} + [N/P]U\tau_{\text{g}})
$$

```
DO IN PARALLEL FOR p = 1, \ldots, P DO IN PARALLEL FOR p = 1, \ldots, Pfor s = 1, 2, ..., S for s = 1, 2, ..., SWout(s) Ein(s)
 Eout(s) Win(s)
 Win(s) Eout(s)
 \text{Ein}(s) Wout(s)
 Comp(s) Comp(s)
 end end
END END
p = EVEN p = ODD
```
Figure 10. Nonconcurrent 1-D Jacobi/red–black algorithm.

in the J case gives $U = M$ and latency bound by

$$
L_{\rm Jn}=4R\tau_{\rm d}+4R\tau_{\rm s}+4MR\tau_{\rm w}+MR\left\lceil\frac{N}{P}\right\rceil\tau_{\rm g}
$$

$$
L_{R B n} = 8 R \tau_{\rm d} + 8 R \tau_{\rm s} + 4 M R \tau_{\rm w} + M R \left\lceil \frac{N}{P} \right\rceil \tau_{\rm g}
$$

In the nonconcurrent GS case, dependencies block the execution of the worst case process *q* until processes $p = 1, 2, \ldots$ $q - 1$ have executed their respective first triplet of input communications, arithmetic step, and output communications.
Then execution of the worst case process proceeds unblocked
because its western and eastern neighbors have at most the spoonding latency bound can be plotted as a f because its western and eastern neighbors have at most the sponding latency bound can be plotted as a function of the same number of grains to compute at each arithmetic step.
When the worst case process concludes, proces $q + 2, \ldots, P$ must execute their final triplet of input commu-

$$
[1 + 2(q-2)](\tau_{\rm d} + \tau_{\rm s} + U\tau_{\rm w}) + \sum_{p=1}^{q-1} h_{p} U\tau_{\rm g}
$$

the latency incurred executing the process *q* loop is given by

$$
4(S-1)(\tau_{\rm d}+\tau_{\rm s}+U\tau_{\rm w})+(S-1)h_{\rm q}U\tau_{\rm g}
$$

```
DO IN PARALLEL FOR p = 1, \ldots, PWout(1)
    Ein(1)for s = 1, 2, \ldots, S-1Win(s)
       Winout (s + 1)Comp(s)
       Eout(s)
       \text{Ein}(s + 1)end
    Win(S)
    Comp(S)
    Eout(S)
END
```
Figure 11. Nonconcurrent 1-D Gauss–Seidel algorithm. $N = 90, R = 10$.

Minimizing over the communication granularity parameter *U* and the latency incurred following the process *q* loop is given

$$
\tau_{\rm g} \qquad \qquad 2 (P-q) (\tau_{\rm d} + \tau_{\rm s} + U \tau_{\rm w}) + \sum_{p=q}^{P} h_{\rm p} U \tau_{\rm g}
$$

and in the RB case gives $U = M/2$ and latency bound Thus the latency in the GS case is bounded from above by L_{GSn} with

$$
L_{\text{GSn}} = \left(4\left\lceil \frac{MR}{U}\right\rceil + 2P - 7\right) (\tau_{\text{d}} + \tau_{\text{s}} + U \tau_{\text{w}})
$$

$$
+ \left[\left(\left\lceil \frac{MR}{U}\right\rceil - 1 \right) \left\lceil \frac{N}{P}\right\rceil U + NU \right] \tau_{\text{g}}
$$

tained from the plot. For example, in the nonconcurrent GS $q + 2, \ldots, P$ must execute their final triplet of input commu-
nications, arithmetic step, and output communications. The
nications, arithmetic step, and output communications. The
latency incurred before the process q loo latency bound and that $U = 20$ yields 240.7 ms, the minimum

Figure 12. Gauss–Seidel latency vs. communication granularity for $P = 8, \tau_a = 1.34 \mu s, \tau_d = 120.0 \mu s, \tau_w = 9.0 \mu s, \tau_s = 12.2 \mu s, M =$

```
DO IN PARALLEL FOR p = 1, \ldots, PWout(1) // Eout(1) // Win(1) // Ein(1)
 for s = 1, 2, \ldots, S - 1Wout(s -
 1) // Eout(s -
 1) // Win(s -
 1) // Ein(s -
 1) // Comp(s)
 end
 Comp(S)
END rithm.
```
Figure 13. Concurrent 1-D Jacobi/red-black algo-

latency bound. This may be compared to the single processor nications, arithmetic step, and output communications. Then

$Concurrent SOR$

for the GS case. To satisfy dependency constraints and to permit the concurrent execution of arithmetic grains and communication grains, it is required that $U \leq M/2$ in the J case and $U \leq M/4$ in the RB and GS cases.

As in the nonconcurrent situation, dependencies in both the latency incurred executing process q is expressed by the J and RB cases, allow execution of the worst case process to begin immediately and to proceed without blocking because its western and eastern neighbors have at most the same number of grains to compute at each arithmetic step. Thus and the latency incurred following process q is expressed by the latency in the J and RB cases is bounded from above by *^L*Jc and *^L*RBc with

$$
L_{\text{Je}} = L_{\text{RBe}} = (\tau_{\text{d}} + \tau_{\text{s}} + U \tau_{\text{w}})
$$

+
$$
(S - 1) \max{\tau_{\text{s}}} + U \tau_{\text{w}}, h_{q} U \tau_{g} + \tau_{\text{d}} + h_{q} U \tau_{g}
$$

=
$$
(\tau_{\text{d}} + \tau_{\text{s}} + U \tau_{\text{w}}) + \left(\left\lceil \frac{MR}{U} \right\rceil - 1 \right)
$$

$$
\max \left\{ \tau_{\text{s}} + U \tau_{\text{w}}, \left\lceil \frac{N}{P} \right\rceil U \tau_{g} + \tau_{\text{d}} \right\} + \left\lceil \frac{N}{P} \right\rceil U \tau_{g}
$$

If $\tau_{\rm s}$ + $U\tau_{\rm w}$ \leq | N/P | $(U\tau_{\rm g}$ + $\tau_{\rm d}$), then

$$
L_{\rm Jc} = L_{\rm RBe} = (\tau_{\rm s} + U\tau_{\rm w}) + \left\lceil\frac{MR}{U}\right\rceil \left(U\left\lceil\frac{N}{P}\right\rceil\!\tau_{\rm g} + \tau_{\rm d}\right) \qquad \qquad {\rm If} \ \tau_{\rm s} \ +
$$

In the concurrent GS case, dependencies block the execution of the worst case process *q* until processes $p = 1, 2, \ldots, q$ 1 have executed their respective first triplet of input commu-

```
DO IN PARALLEL FOR p = 1, \ldots, PWout(1)Wout(2) // Ein(1)
 Wout(3) // Win(1)
 Wout(4) // Win(2) // Ein(2) // Comp(1)
 for s = 2, 3, \ldots, S - 3Wout(s + 3) // Win(s + 1) // Ein(s + 1) // Comp(s) // Eout(s - 1)
 end
 \text{Win}(S-1) // \text{Ein}(S-1) // \text{Comp}(S-2) // \text{Eout}(S-3)\text{Win}(S) // Ein(S) // Comp(S-1) // Eout(S-2)Comp(S) // Eout(S - 1)Eout (S)Figure 14. Concurrent 1-D Gauss–Seidel algorithm.
```
latency of 1193.8 ms, and we may conclude that the use of the execution of the worst case process proceeds unblocked becustomary *U* produces an efficiency of 22%, and the use of the cause its western and eastern neighbors have at most the optimal *U* produces an efficiency of 62%. same number of grains to compute at each arithmetic step. When the worst case process concludes, processes $p = q + 1$, $q + 2, \ldots, P$ must execute their final triplet of input commu-When arithmetic computations and communications can be
done simultaneously, the algorithm given in Fig. 13 is used
for the J and RB cases, the algorithm given in Fig. 14 is used
for the J and RB cases, the algorithm given

$$
\sum_{p=1}^{q-1} (\tau_{\rm s} + U \tau_{\rm w} + \max{\{\tau_{\rm s} + U \tau_{\rm w}, h_{\rm p} U \tau_{\rm g} + \tau_{\rm d}\}})
$$

$$
(\tau_{\rm s} + U\tau_{\rm w}) + S \max{\tau_{\rm s} + U\tau_{\rm w}, h_{\rm g}U\tau_{\rm g} + \tau_{\rm d}}
$$

$$
\sum_{p=q+1}^{P} (\tau_{s} + U \tau_{w} + \max{\{\tau_{s} + U \tau_{w}, h_{p} U \tau_{g} + \tau_{d}\}})
$$

Thus the latency in the GS case is bounded from above by L_{GSc} where

$$
L_{GSc} = \sum_{p=1}^{P} (\tau_s + U\tau_w + \max{\{\tau_s + U\tau_w, h_p U \tau_g + \tau_d\}})
$$

$$
+ (S - 1) \max{\{\tau_s + U\tau_w, \left[\frac{N}{P}\right] U \tau_g + \tau_d\}}
$$

If $\tau_s + U\tau_w \leq h_v U\tau_g$ for all *p*, then

$$
L_{GSc} = P(\tau_d + \tau_s + U\tau_w) + \left(\left\lceil \frac{MR}{U} \right\rceil - 1\right) \left(\left\lceil \frac{N}{P} \right\rceil U\tau_g + \tau_d\right) + NU\tau_g
$$

54 ELLIPTIC FILTERS

 τ_s , and problem parameters *M*, *N*, and *R*, the corresponding Sci. Stat. Comput., 10: 1174–1185, 1989.
latency bound can be plotted as a function of the communica- 5. A. Asenov, D. Reid, and J. R. Barker, Speed-up of latency bound can be plotted as a function of the communica-
tion grapularity I and the optimal II may be obtained from tive linear solvers implemented on an array of transputers. Partive linear solvers implemented on an array of the plant solvers implemented on the plant. For example, in the concurrent GS case with archiveled *allel Comput.*, **20**: 375–387, 1994. *allel Comput.*, **20**: 375–387, 1994.
tectural parameters $P = 8 \tau = 134$ us $\tau_1 = 130.0$ us $\tau_2 = 6$. N. H. Naik and J. Van Rosendale, The improved robustness of tectural parameters $P = 8$, $\tau_a = 1.34 \mu s$, $\tau_d = 120.0 \mu s$, $\tau_w = 6$. N. H. Naik and J. Van Rosendale, The improved robustness of 9.0 μs , and $\tau_s = 12.2 \mu s$, and problem parameters $M = N = 6$. N. H. Naik and J. Van Rose One sees that $U = 1$ yields 269.0 ms for the latency bound

and that $U = 9$ yields 183.5 ms, the minimum latency bound.

This may be compared to the single processor latency of

1193.8 ms, and we may conclude that the use

processor to another, one incurs a computational cost τ_d to tions on vector and parallel computers in the message transfer and also a com-
240, 1985. initiate and synchronize the message transfer and also a com-
munication link cost $\tau(W) = \tau + W\tau$. It follows that longer 12. R. S. Varga, *Matrix Iterative Analysis*, Englewood Cliffs, NJ: messages result in a smaller average per word computational Prentice-Hall, 1962. overhead and a smaller average per word communication 13. L. A. Hageman and D. M. Young, *Applied Iterative Methods,* New transfer time that reduces overall latency. However, longer
messages delay computations on processors which depend on 14. E. F. Botta and A. E. P. Veldman, On local relaxation methods message data, increasing latency. Using parameterized algo-
 nut. Phys., **48**: 127–149, 1981.
 put. Phys., **48**: 127–149, 1981. rithms in which message size can be adjusted allows balanc-
ing message overhead against delays due to computational 15 . L. W. Ehrlich, An ad hoc SOR method, J. Comput. Phys., 44:
dependencies. Then, expressing latency munication granularity, which is related to message length,

allows the optimally determining the necessary tradeoff. Pa-

and C. C. J. Kuo, B. C. Levy, and B. R. Musicus, A local relaxation

allows the optimally determin

whenever the corresponding optimal communication granu-
larity is used, suggesting that architectures which are more
lliptic boundary value problems on multiprocessors, Parallel complicated than the linear array need not be considered. *Comput.,* **19**: 1117–1128, 1993. Given a problem, one can determine or estimate the number of iterations R_J , R_{RB} , and R_{GS} required to achieve a desired GERARD G. L. MEYER accuracy for each sweeping order *J*, RB, and GS, find the opti- Johns Johns Hopkins University mal *U* and the corresponding latency for each case, and then MICHAEL V. PASCALE choose the best SOR algorithm. The GS sweeping order is of Northrop Grumman the most interest, however, because it has a generally superior rate of convergence and because of its amenability to the enhancements mentioned in the introduction.

BIBLIOGRAPHY

- 1. R. E. Boisvert, Algorithms for special tridiagonal systems, *SIAM J. Sci. Stat. Comput.,* **12**: 423–442, 1991.
- 2. C. J. Ribbens, L. T. Watson, and C. Desa, Toward parallel mathematical software for elliptic partial differential equations, *ACM Trans. Math. Softw.,* **19**: 457–473, 1993.
- 3. G. Rodrigue, *Parallel Processing for Scientific Computations,* Philadelphia: SIAM, 1989.
- Once again, given architectural parameters *P*, τ_a , τ_w , and 4. H. A. Van der Vorst, High performance preconditioning, *SIAM J.* τ_a and problem parameters *M*, *N* and *R* the corresponding Sci. Stat. Comput., 10:
	-
	-
	-
	-
	-
- 10. C.-C. J. Kuo and B. C. Levy, Discretization and solution of elliptic **CONCLUSIONS** PDEs—a digital signal processing approach, *Proc. IEEE,* **12**: 1808–1842, 1990.
- Whenever a *W*-word message has to be transferred from one 11. J. M. Ortega and R. G. Voigt, Solution of partial differential equa-
processor to another, one incurs a computational cost τ , to tions on vector and parall
- munication link cost $\tau_c(W) = \tau_s + W\tau_w$. It follows that longer 12. R. S. Varga, *Matrix Iterative Analysis*, Englewood Cliffs, NJ:
	-
- messages delay computations on processors which depend on 14. E. F. Botta and A. E. P. Veldman, On local relaxation methods
and their application to convection-diffusion equations, J. Com-
and their application to convecti
	-
	-
	-
	-
	-
	-