Product quality is the cornerstone of a company's economic performance, and most firms attempt to improve product quality by increasing their production skills. Such ''learningby-doing'' practices also reduce the unit cost of most product lines (1), whether the product is large, complex, expensive, and assembled, such as an airplane (2), or small, simple, cheap and nonassembled, such as a bar of soap. However, the difference in value added between product lines such as these will motivate their respective manufacturers to pursue contrasting strategies for quality improvement.

An avionics manufacturer makes relatively few airplanes that generate a substantial amount of revenue each, and the consequences of a product failure in the field are extremely serious. The avionics manufacturer will therefore include multiple inspection steps in the complex production process, in order to detect defects before the product is shipped. The cost of repairing a defect in an airplane during production is small when compared with the cost of rejecting the whole unit at the end of the production line. The avionics manufacturer is therefore inclined to fix a product during production and choose ''uptime'' as a productivity metric. The manufacturer would define uptime as the fraction of time spent making airplanes as opposed to the time spent repairing their defects. Uptime would increase as the manufacturer improves the quality of the product, demonstrating that quality efforts enhance productivity by reducing production costs.

When compared with an airplane, a bar of soap is a commodity product with low value added. A soap manufacturer therefore has to engage in high-volume production techniques to make a profit. Fortunately the consequences of a failure in the field are benign, and the cost of repairing a bar of soap may exceed the cost of producing it. A soap producer is therethe number of good bars of soap shipped divided by the total number of anticipated electrical faults.

taking advantage of economies of scale. The manufacturer as off-line and in-line, based on whether processing is intermay invest in automated manufacturing equipment, which rupted while the products are inspected. Typically in-line inwill dramatically increase the fixed costs associated with its spection is nondestructive, whereas off-line inspection could production process. The soap maker can only amortize equip- potentially alter the product characteristics and render the ment by getting as close to 100% yield as soon as possible, tested specimen unusable. This classification also depends on and by remaining there consistently. The soap maker must the product specification that is being interrogated. While engage in an iterative experimentation process: design an ex- checking dimensions or for the presence and proper assembly periment, conduct the experiment, analyze the data, and feed of a single component, one can adopt in-line inspection, the results back into the design of the next experiment. This whereas checking for material flaws involves cross-sectioning process, called yield learning, repeats until all sources of yield a portion to examine microstructure. Nondestructive inspecloss are detected, identified and eliminated, or the cost of fur- tion techniques can be further classified as optical or nonoptither experimentation exceeds the benefit of the knowledge cal. The former category includes all techniques that utilize gained. Ideally, the soap maker will predict yield numbers light as the sensing medium while the latter includes therand adjust the yield learning rate in order to maximize profit mal, electron beam, ion beam, ultrasonic, radiographic, and over time. This process is known as yield management (4–7). electromagnetic approaches. Reference 10 provides an excel-

semiconductor industry, where a production process compara- haustive treatment of automated visual inspection can be ble in sophistication to that of making an airplane may gener- found in Refs. 11 and 12. Several publications offering a hisate a product that commands the price of a bar of soap. Indus- torical perspective of inspection include Refs. 13 to 19. try experts agree that over 80% of yield loss in an integrated A modern semiconductor process may consist of a sequence circuit (IC)—the predominant product of the semiconductor of more than 500 intricate process steps, which are executed industry—comes from process-induced defects (PIDs) such as on equipment that costs between \$1 million and \$10 million particulates in process equipment. Yield learning in the semi- per unit. When one of these process steps drifts out of acceptconductor industry is therefore closely associated with defect able limits, it generates defects that may affect the downreduction. stream process. By detecting such drifts rapidly, the source of

Figure 1 shows an algorithm for yield learning through defect transferable. Process engineers, the users of inspection information, which is used by the majority of semiconductor mation, can subsequently control and impro



defect budget is iteratively revised through cycles of detection, sourc-

fore likely to have only one inspection step at the end of the electrical failures. The ratio of defects that cause failures to process, at which the product is accepted or rejected. If the the total defects detected is termed as the ''kill ratio.'' It is cost of inspection contributes significantly to the unit cost, the convenient to establish an empirical kill ratio at each inspecproducer may even choose to control quality through statisti- tion and to incorporate the empirical kill ratios of various decal sampling techniques (3). The soap manufacturer will most fect classes into the yield model. This enables the yield model likely adopt "yield" as a productivity metric and define it as to convert the number of detected defects into an estimated

number of bars produced. Defect inspection is the next step in the defect reduction A soap maker can compensate for low profit margins by process. Defect inspection procedures can broadly be classified Yield learning and yield management are crucial in the lent overview of a wide variety of optical techniques. An ex-

the problem can be identified and corrected before substantial **DEFECT REDUCTION CYCLE IN SEMICONDUCTOR** wastage is incurred. Automated inspection tools must there-<br>MANUFACTURING manufacturing<br>their information output must exhibit a format that is readily

> and converts the defect data into an easily transferable format. The knowledge gained through defect classification facilitates the identification of the source of the defect, and aids the design of an experiment that contributes to the eventual removal of its kind. The impact of eliminating a defect type is fed back into the yield model, effectively closing the defect reduction cycle. The cycle is repeated until the costs of experimentation exceed the benefits of yield learning (7).

The economic cost and benefit of yield learning and yield management include the opportunity cost of time, which affects the semiconductor industry significantly (7). The exponential relationship between defect density (defects per cm<sup>2</sup>) **Figure 1.** An algorithm for yield learning through defect reduction nential relationship between defect density (defects per cm<sup>2</sup>) used by the majority of semiconductor manufacturers. The allocated and yield subject the used by the majority of semiconductor manufacturers. The allocated and yield subject the industry to radical experience curves, defect budget is iteratively revised through cycles of detection, sourc-<br>which leading-edge ma ing, prevention and elimination, to achieve higher yield. into economies of scale (6). The price of an integrated circuit

time to market. Moore's law, the mantra of the semiconductor con bulk material, may occur at that point of the process. Anindustry, states that the transistor density on a manufac- other useful inspection, which covers all steps of the STI modtured chip will double every 18 months, and semiconductor ule, could occur after the trenches are filled. manufacturers have teamed up with tool and materials sup- The active area of the devices is located in all regions pliers to make that happen. Ever since Dr. Gordon Moore where the field oxide is absent. A series of ion implantation goods of increasingly higher quality at successively lower cost. the devices. Upon completion of the active area implants, a The computing power available per dollar has doubled every gate oxide is grown and polysilicon is deposited. Etching the the computing sector over the past 30 years can primarily the gate oxide remains where the polysilicon is not removed. be attributed to continuous innovation in the semiconductor High-dose, low-energy ion implants, followed by anneals, subindustry. Examples of such innovation include shrinking line sequently activate the source and drain regions of the devices. widths, accelerating yield learning rates, improving overall An interlayer dielectric is deposited on top of the devices equipment effectiveness, and augmenting silicon wafer sizes and planarized by chemical-mechanical polishing (CMP).

conductor industry. They move from equipment to equipment aspect ratios of these contacts frequently exceed 10 to 1, during the production process, where they encounter pro- which makes defect detection at the bottom of the contacts cessing techniques such as crystal growth (which forms the exceedingly difficult. Inspection of the contacts is also compliwafers), ion implantation, film deposition, lithography, etch, cated by the fact that the bottom of polysilicon contacts reside cessing tools individually or in lots. After a few weeks from one or the other level to be out of focus. the first step, the completed product wafer yields a batch of In most modern semiconductor processes, contacts are

neously increasing the cost of the wafers and the economic cated sandwich structure primarily composed of aluminum. consequences of failure. By the time a wafer reaches the end After it is patterned and etched, the first metal layer typically of the line, it may have cost as much as \$3000 to produce. serves as a local interconnect mechanism that links devices Incurring defects near the end of the process can therefore separated by only a few micrometers. amount to significant loss of revenue to a manufacturer. Multiple layers of metal with low resistivity connect more

cause an integrated circuit may become a critical part of a than five have been known to exist in real semiconductor procritical system. For example, a defective chip in the naviga- cesses. In the upcoming 180 nanometer technology generation tion system of an airplane can cause the airplane to crash. A copper is the likely metal of choice for these upper metal laychipmaker therefore has a strong incentive to proactively in- ers. Materials with low dielectric constant will separate the spect the product during the production process, just like an copper lines to prevent cross talk. Since copper is difficult to avionics manufacturer does. However, contrary to an avionics plasma etch, the global interconnect lines are likely to be fabduring production; the unit price of an integrated circuit is connect layers and canals are etched into dielectrics before simply too low for that. metal deposition. Copper fills the vias and the canals. Excess

In summary, the complexity of the semiconductor process copper is polished off using CMP techniques. environment prescribes a combination of sophisticated inspec- Two key inspections are likely to occur in dual damascene tion tools and advanced process control methodologies for ev- technology. The post-canal-etch inspection is intended to find ery successful defect reduction strategy (3). This article de- subsurface defects, whereas the post-CMP inspection detects scribes some of the technologies and methodologies needed for a variety of failure modes associated with chemical mechaniimplementing such a strategy. The article concentrates on the cal polishing (25). inspection and analysis of patterned wafers, which is arguably Once global interconnect layers have been fabricated the

semiconductor (CMOS) integrated circuit is physically isolat- focus on solving fundamental process problems, relying priing and electrically insulating the individual devices from marily on computer models, on off-line metrology, and on eleceach other. In modern CMOS processes this is achieved by a trical data from microelectronic test structures. Defect inspectechnology called shallow trench isolation (STI). As the name tion becomes increasingly important once actual IC structures suggests, trenches are etched into silicon and filled with the are introduced into the process development effort, when in-

has been known to deteriorate exponentially once a leading- insulating field oxide shown in Fig. 2. Ion implantation into edge manufacturer goes into volume production, adversely af- the field area prior to filling the trenches increases the electrifecting the profitability of all followers (21–23). cal insulation of the devices. A very useful inspection, which Innovation drives the semiconductor industry as much as can detect possible adverse effects of plasma etching on sili-

made his observation in 1965, the industry has produced steps into the active area determine the threshold voltages of 12 to 18 months as a result. Thus the exponential growth of polysilicon defines the gate, source, and drain regions because

(24). Contacts are etched into the dielectric to gain access to the Silicon wafers are the basic unit of material in the semi- polysilicon line, as well as the source and drain regions. The metal deposition, and polish. They are either subjected to pro- about 300 nm above those of source/drain contacts, causing

several tens to hundreds of chips. plugged up with tungsten prior to the deposition of the first Each process step adds value to the wafers, while simulta- metal layer, which can also consist of tungsten or a compli-

A chipmaker can also ill afford a failure in the field, be- distant devices. Figure 2 only shows one such layer, but more manufacturer, a chipmaker has no incentive to repair a chip ricated with dual damascene technology, where the vias that

the most formidable challenge in the defect reduction cycle. completed CMOS-integrated circuit is passivated with a protective dielectric. Openings for pads are etched into the protective layer, and pads are fabricated. Contact pads are **INSPECTION IN THE IC MANUFACTURING** etched. Solder bumps typically connect wires to the pads.

**PROCESS LIFE CYCLE** Process development practices may vary from company to company, but all process development teams face the same The first challenge of creating a complementary-metal-oxide- physical challenges. In the early stages of research, engineers



**Figure 2.** A cross section of a complementary-metal-oxide-semiconductor (CMOS) structure representing the materials employed and shapes fabricated at various process steps in semiconductor manufacturing. This diagram has been oversimplified to enhance its instructive value. It illustrates that semiconductor devices primarily consist of superposition of patterned and etched thin films.

spection tools detect and identify defects that could be the problems are frequently catastrophic and could involve source of electrical faults. The requirement for these inspec- shutting down the line when defects are detected. tion tools changes as the process matures and number of ob-

- $\begin{minipage}[t]{0.1cm} \textit{Process Research and Development (PR&D). Relatively low} \textit{measurement of critical dimensions, film thickness measure-ment, and measurement of overlap of the current layer with respect to the previous layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of brevius layer are viewed as metrology tasks. In the interest of$
- number of defects on the product wafers that allows en-<br>gineers to conduct statistically significant experiments<br>(One critical requirement
- 

Servable defects decreases (26).<br>
The 1997 edition of the Semiconductor Industry Associa-<br>
tion's *National Technology Roadmap for Semiconductors*<br>
(NTRS-97) has defined the following generic phases of the<br>
semiconductor p

*Yield Ramp (YR).* During the YR phase, the yield of a terns, and area defects. An image of a patterned wafer can be node-technology-driving product moves from approxi-seen in Fig. 3. The variation in film thickness across node-technology-driving product moves from approxi-<br>mately 20% to 80%. This phase is characterized by a fer causes the multicolored reflection of the incident white fer causes the multicolored reflection of the incident white

gineers to conduct statistically significant experiments One critical requirement of rapid yield learning is the abil-<br>(29) using product wafers at relatively low cost. The de-<br>ity to identify source and eliminate defect m (29) using product wafers at relatively low cost. The de-<br>fect density is much lower than in the PR&D phase, soon as they develop During the 1970s and 1980s most intefect density is much lower than in the PR&D phase, soon as they develop. During the 1970s and 1980s, most inte-<br>which increases the throughput requirements of defect grated circuit fabrication facilities (fabs) were able t which increases the throughput requirements of defect grated circuit fabrication facilities (fabs) were able to perform<br>detection tools and methods. Random defects start to the defect review and analysis function with manu detection tools and methods. Random defects start to the defect review and analysis function with manual micro-<br>scopes in the fab and relied on electrical test at the end of the scopes in the fab and relied on electrical test at the end of the *Volume Production (VP).* Volume production represents line to catch the remaining problems. However, starting in the final stages of the life cycle of a semiconductor pro- the late 1980s high-speed automatic inspection and review cess, in which effectively no further tuning of the pro- tools started becoming available, allowing the fabs to shorten cess control parameters is attempted. The objective of the feedback loop for identifying, sourcing and eliminating using defect detection tools in this phase is to identify the defect mechanisms as they occurred. The yield ramps of the process excursions as rapidly as possible, which re- 1990s would have been impossible without the advent of these quires tools and methods with very high throughput. automatic inspection and review tools. Projecting this trend for-Since the process is well seasoned by this stage, the ward, the experts in the field envision further automation of the



of the future including defect inspection, review, analysis,

a state of the art fab of the late 1990s with  $0.25 \mu m$  process below. So technology varies from company to company, there are some common elements found in most fabs. Figure 4 graphically 2. On-line or off-line spatial signature analysis (SSA) (See depicts the inspection, review and data management set up Fig. 5) and automatic defect classification (ADC) with of a typical semiconductor fabrication line. For a logic product an optical or scanning electron microscope (SEM) tool; fabrication line running a 0.25  $\mu$ m process flow with func- a defect library of commonly occurring signatures and tional chip yield in the 20% to 80% range (yield ramp phase), defects is set up by the engineering personnel for each most fabs do some sort of automatic defect inspection and re- process level and is used as reference during lot testing. view at 12 to 16 critical mask levels of the 20 to 25 mask Defect images are captured, defects are classified, and levels in the process flow. When a new process technology is images are stored for future reference. levels in the process flow. When a new process technology is

introduced in the manufacturing fab (process development phase), the first few lots are inspected at each mask level, whereas a fab running at more than 80% functional yield (volume production phase) typically inspects the lots at fewer steps.

# **Automated Detection, Review, and Analysis**

A typical automatic lot inspection, review and analysis process in the yield ramp phase consists of the following steps (8):

- 1. Automatic defect detection with a tool employing optical image processing or laser scattering technology; both these technologies are described in greater detail later. These tools are set up with a set of operating parameters selected by engineering personnel for all inspection Figure 3. Image of a patterned wafer. Each square outline repre-<br>sents a chip. The multicolored reflection is a result of varying film<br>thickness and surface roughness across the wafer.<br>pling criteria provided by engineerin samples vary from two to ten wafers per lot; typically 30% to 100% of all lots are tagged for inspection. Most entire yield learning and yield management process for the fabs 30% to 100% of all lots are tagged for inspection. Most of the future including defect inspection revi source identification, and source elimination (8). The process flow after automatic defect inspection. All ex-<br>Although the defect metrology tool deployment strategy for evision lots go for review as detailed in steps 2 an Although the defect metrology tool deployment strategy for cursion lots go for review as detailed in steps 2 and 3<br>below. Sometimes lots that are in-control lots are also
	-



Figure 4. The flow of wafers and management of data generated during fabrication and inspection of ICs is schematically described in this figure.



able and consistent automation of inspection. Wafers are sors, confocal microscopy, and scanning electron microscopy moved around the fab in wafer cassettes. All wafers are (SEM). The following section will consider these most com-<br>placed into slots arranged 25 to a cassette. The cassette itself mon methods of optical and electron micros is placed in a box that supports the bottom half. The lid of the conductor manufacturing today for both in-line detection and box snaps onto the lower half and ensures minimal internal off-line review. movement of the wafers. The box is designed to be airtight to prevent contamination of the wafers. **Sensors for Image Acquisition** During inspection, the operator loads the cassette into a

loading port. In most tools the loading port requires that the CCD sensors are used almost exclusively as imaging detectors wafers are horizontal with the open half of the cassette facing for optical microscopy. A CCD sensing element is a MOS cathe tool. A sensor quickly scans the cassette to determine pacitor that converts light photons into electrons (30–32). which of the slots are occupied and relays this information to These sensing capacitors are arrayed in linear and area conthe inspection software. A wafer-handling robot extracts one figurations to provide line-scan and area imaging capabilities of the wafers to be inspected by sliding a paddle beneath the (33). The spectral response of the CCD is a function of the wafer, lifting it slightly, and retracting the paddle. The wafer semiconductor material properties. Long wavelength light is then transferred onto the motion stage of the inspection will tend to pass through the sensing region of the MOS eletool. ment and be absorbed deep in the substrate below the active

formed. This involves locating the center of the wafer and the sorbed in the passivation layer above the active area of the notch to determine the coordinate transformations with re- device. Therefore silicon CCD imaging devices are sensitive spect to the detector system. This subsystem rotates the wa- between 400 nm (blue) and 1000 nm (red), with peak sensitivfer under a fixed camera which is located approximately tan- ity around 700 nm. The devices are operated by integrating gential to the wafer circumference, looking down. The off- the incident photon energy over a short period of time and center shift of the wafer with respect to the rotation axis, and then transferring the recorded charge out of the device as an the wafer notch can be determined by thresholding the se-<br>analog signal. the wafer notch can be determined by thresholding the se-

quence of images acquired by the camera during one rotation. In some tools a prealigner performs this task; it rotates and translates the wafer to a predetermined orientation before loading. Since demands on the coordinate accuracy of the overall system are very high, this alignment task has an extremely low error margin. Additionally automated inspection requires every wafer to be oriented identically with respect to the illumination source. Incorrect wafer tilt can generate meaningless results, thereby confusing the operator and wasting other resources.

# **OPTICAL IMAGING TECHNOLOGY**

**Figure 5.** A spatial signature is defined as a unique distribution of Optical imaging techniques for semiconductor wafer analysis wafer defects originating from a single manufacturing problem. (a) fall into roughly three main categories: (1) in-line microscopy Single wafer containing scratch signatures; (b) stack of wafers super- for rapid, whole wafer defect detection; (2) off-line microscopy<br>imposed highlighting a subtle systematic particle contamination for defect review and imposed highlighting a subtle systematic particle contamination for defect review and failure analysis; and (3) microscopy<br>toebniques for critical dimension (CD) and everlew metroleou techniques for critical dimension (CD) and overlay metrology.

In-line microscopy must keep up with the flow of manufac-3. Following defect review on a SEM, energy dispersive X-<br>
ruring. State-of-the-art in-line imaging systems require from<br>
ray spectroscopy (EDX or EDS) is performed on a small<br>  $2.25 \mu m$ , a throughput of approximately 2 G Other Issues **Other Issues** delity so that human-level decisions can be made regarding defect type and source. Higher-quality images for failure Materials-handling issues are very critical to ensuring reli- analysis are obtained by using, for example, color CCD senmon methods of optical and electron microscopy used in semi-

Usually alignment of the wafer is the first operation per- area of the sensor. Short wavelength light will tend to be ab-

Thermal effects complicate the operation of CCD devices. At room temperatures, electron-hole pairs of sufficient energy are created in these devices that fill the storage region and cause a contamination of the signal. Applying a positive voltage to the silicon gate, resulting in an initial electron deficiency prior to integration mitigates this thermal effect. This effect is realized in the CCD electronics. The user improves the signal-to-noise ratio (SNR) by controlling the integration of light on the sensor, namely the exposure to light between charge transfer cycles. The allowable time for integration is driven by the required image quality and by the application (34). A longer integration time requires that the inspection surface persist in the field of view of the imaging sensor, or pixel, for a longer period of time. This proves problematic in a high-speed, high-resolution imaging environment since these conditions together translate into short integration times. To<br>accommodate high speed and high resolution, for in-line in-<br>spection, the dominant CCD sensor configuration is the TDI<br>sensor (35).<br>Sensor (35).

The TDI is an area array of imaging elements that works as a line-scan integration device. Figure 6 shows how the<br>
CCD TDI operates. A linear region of the wafer surface is<br>
imaged onto the first line of the TDI sensor at time  $t_i$ . After a<br>
predetermined integration time, the



by moving the object relative to the camera. bright-field (a) and dark-field (b) imaging.



has been shifted to the second CCD line, at time  $t_{i-1}$ , and exchange and the light rays will be collected by the imaging<br>posed to the same viewing region of the wafer as the previous line. This process continues down t trast image for a given inspection point and/or product. This tool setting would be maintained as a component of an inspection recipe.



Figure 6. This schematic of a time-delay integration CCD device il-<br>**Figure 8.** These images of a semiconductor device acquired at aplustrates the mechanism for obtaining high-resolution images rapidly proximately  $5 \mu m$  resolution of illustrate the difference between

As the critical dimensions (CD) of semiconductor devices that the surface be sampled at the appropriate resolution. At continue to shrink, defects that were too small to electrically  $0.25 \mu m$  resolution, Nyquist sampling theory requires a saminterfere with a circuit are becoming problematic. A defect of ple size of 0.125  $\mu$ m (39,40). While this may be sufficient to roughly one-half to one-third this dimension can cause electri- detect a  $0.25 \mu m$  defect, the ability to resolve it requires on cal failures through bridging at today's CD of 0.25  $\mu$ m. De- the order of five times Nyquist, or about 50 nm per sample. fects as small as 80 nm can cause electrical faults but are not This becomes especially critical when automating defect clasvisible by means of optical inspection  $(36)$ . At this resolution, SEM imaging can provide high defect resolution and contrast, As mentioned earlier, to maintain a throughput of 200 mm although electron/semiconductor interactions are vastly dif- wafers at 3 wafers per hour requires a pixel processing speed ferent from photon/semiconductor interactions (37). The pri- of about 2 GHz. This was determined by dividing the wafer mary role of SEM in today's fabrication facility is for off-line area by a Nyquist sample size of 0.125  $\mu$ m (for a 0.25  $\mu$ m review, failure analysis, and CD and overlay metrology. Fig- sensitivity specification) and dividing by 3 wafers per hour. A ure 9 shows the interaction of a primary electron beam with series of images must be captured, processed, and reported at a material surface. The interaction products are composed of this sampling rate. This is accomplished by scanning the wabackscattered and secondary electrons, along with other by- fer across the rows of die and subtracting one die from its products such as Auger electrons and characteristic X rays neighbor to locate subtle differences. While this process will (38). Standard SEM relies on a collection of secondary elec- be detailed in the next section, the following generic algotrons with a photo-multiplier tube to build up an image while rithm describes the required steps for defect detection: scanning the primary beam across the surface. These images are highly resolved and have a large depth of field compared 1. An image is captured from a test region of a die. to optical microscopy. Secondary electrons are generated 2. The wafer stepper scans to the same location on a within the top 1 nm to 10 nm of the sample surface and there-<br>pairs boring dia and a second image is cantured within the top 1 nm to 10 nm of the sample surface and there-<br>fore image surface topology and structure. Backscatter elec-<br>only the time income an alimed Fractional properties ince the scattering mechanism is a function of atomic number. Auger<br>
scattering mechanism is a function of atomic number. Auger<br>
electrons and X rays are canable of differentiating material and alignm electrons and X rays are capable of differentiating material  $\frac{5. \text{ Small alignment}}{6. \text{et}}$  and temporal composition but require axtended integration filtered and removed. and chemical composition but require extended integration times and are therefore typically applied to small, localized 6. The defect location and size features from the resulting areas, such as in identifying the composition of a particle mask are extracted. defect. The state of  $\alpha$  is logged in the electronic wafermap of  $\alpha$  is logged in the electronic wafermap

SEM is very effective for revealing surface structure, defect file for later reference.<br>morphology, and elemental composition, but current tools are a Theorem moves to the morphology, and elemental composition, but current tools are<br>slow and only now beginning to provide a high degree of auto-<br>mation. As the CD continues to shrink, advances in SEM are required that will result in the application of SEM to high-<br>speed, in-line applications. that several of these steps be completed in parallel. For this

equivalent to searching for an object the size of a baseball on simple example, an algorithm consisting of image transfer 58.000 acres of land (or one part in  $5 \times 10^{11}$ ). To achieve speci- (from camera to memory buffer 58,000 acres of land (or one part in  $5 \times 10^{11}$ ). To achieve speci- (from camera to memory buffer), image subtraction, and im-<br>fied detection sensitivity on an inspection tool, it is required age filtering can be proces fied detection sensitivity on an inspection tool, it is required



beam with a sample during SEM imaging. can be detected by scanning a coherent spot of light over the

- 
- 
- 
- 
- 
- 
- 
- 

reason parallel, pipeline image processing is a leading tech-<br>Resolution, Data Rates, and Throughput in Optical Imaging<br>
nology in this area. Pipeline image processing allows for a Finding a 0.25  $\mu$ m defect on a 200 mm diameter wafer is serial stream of functions to be processed in parallel. As a equivalent to searching for an object the size of a baseball on simple example, an algorithm consistin ning in parallel. There will be a phase delay, or time lag, between the first image in and the resulting output, but this will be constant. As digital signal processing (DSP) devices and field-programmable gate arrays (FPGAs) continue to mature, these devices are also being used more often in parallel configurations (e.g., multiple DSPs), and in conjunction with pipelined architectures. The reconfigurability of DSPs and FPGAs coupled with their potential for low cost makes them attractive alternatives to the more structured architecture of pipeline processors.

## **LASER-SCATTERING TECHNOLOGY**

Measurement of optical scattering is a very powerful mechanism to detect microscopic deviations on extremely smooth surfaces at high speed and high sensitivity. The inherent roughness of bare wafer surfaces is on the order of hundreds Figure 9. Depiction of typical interaction of the primary electron of angstroms. Any defect on or near the surface of the wafer

entire wafer and monitoring the intensity of the scattered Fig. 10. If a library of typical BRDF values at known scatterlight in nonspecular directions (also called the dark field). ing angles can be constructed for a wafer with a given film This approach forms the core of some inspection systems stack, the measurements can be accomplished quite simply. available today. It then becomes possible to accept or reject a wafer on the

energy is removed from a light beam and reemitted with a change in direction, phase or wavelength. It is an instanta-<br>neous process; if there is a measurable delay between absorp-<br>tion and reemission, the mechanism may be termed lumines-<br>Scattering tools generally use a photomul tion and reemission, the mechanism may be termed lumines-

$$
\frac{I(\theta)}{I_i} = \frac{n\pi V^2 (1 + \cos^2 \theta)(m-1)^2}{d^2 \lambda^4}
$$

$$
\text{BRDF} = \frac{P_s}{\Omega \cdot P_i \cos \theta_s}
$$

at an angle normal to the surface of the wafer as shown in ''discriminates'' a low-level noise signal from a higher-level

Photon scattering can be defined as the process by which basis of appropriate specifications and measured values (46).

cence. Lord Rayleigh (41) derived an equation, given below as the sensor for detecting the scattered light. PMTs can be for unpolarized light, for scattering by particles smaller than used to detect wavelengths from 180 nm to 1200 nm. A PMT the wavelength of the exciting light is extremely sensitive, allowing the measurement of very low levels of light. It has a wide dynamic range, so it can also measure high levels of light. It is very fast, so rapid spectral events can be reliably monitored. PMTs are also quite robust. When properly cared for, a PMT will typically function for where 10,000 to 100,000 h.

The photomultiplier has a light sensitive electrode called  $I(\theta)$  is the intensity of scattered light from an incident beam<br>
of wavelength  $\lambda$  and intensity  $I_i$  at a distance  $d$ ,<br>  $\theta$  is the number of scattering particles,<br>  $\theta$  is the volume of the disturbing particle,<br>  $\theta$ This theory holds true for very small particles only, but is<br>valid for any refractive index. G. Mie extended this theory to<br>be applicable to larger particles but his solution is valid only<br>if the refractive index m is clo

more than those in other directions. Light waves whose elections of the plane perpendicular to the plane of the bare friends in the plane of sulting anode current is of the order of 1 mA. This gain, of the propagation of

Photon counting is the best way to operate a photomulti- $BRDF = \frac{qs}{s}$  plier tube to measure low-light levels. In photon counting mode, individual photons that strike the photocathode of the PMT are measured. Each photon event gives rise to a pulse, where or a count, at the output. The number of pulses, or counts per second, is proportional to the light impinging upon the PMT.  $P_s$  is the light flux (watts) scattered, The tube is typically operated at a constant high voltage  $\Omega$  is the solid angle (steradians), where the PMT is most sensitive. Because of noise from vari- $\Omega$  is the solid angle (steradians), where the PMT is most sensitive. Because of noise from vari-<br> $P_i$  is the light flux per unit illuminated surface area, and ous sources in the tube and the electronics, the output of t ous sources in the tube and the electronics, the output of the  $s_{s}$  is the scattering angle.  $\rho_{s}$  is the scattering angle. PMT will contain pulses that are not proportional to the light input. The detection system must reject these spurious The cosine function in the BRDF calculation causes a maxima pulses. It does this with a discriminator that electronically



**Figure 10.** (a) This is an illustration of the optical arrangement and parameters to measure scattering cross section. (b) Typical angle-resolved BRDF measurements obtained from a clean surface and (c) from a contaminant particle on the surface.

increase at higher light levels, it becomes difficult to differen- ing the photocathode of the tube. The high voltage driving the tiate between individual pulses and the photon counting de- tube may be varied to change the sensitivity of the PMT. Anatector becomes nonlinear. This response is also called satura- log detection is usually used to measure medium-to-high light tion of the detector and usually occurs at 1 to 1.5 million levels. At low light levels, analog noise may prohibit measurecounts per second. In that case it is customary to decrease the ments of highest quality. light level or switch to analog detection.

In analog detection, the high impedance at the anode and the stray capacitance effectively averages the pulses from the **MEASUREMENT OF OPTICAL SCATTER FROM** photocathode. The resultant photocurrent is converted to a **CONTAMINANTS ON WAFERS**



signal from a photon event. As the number of photon events voltage that is proportional to the intensity of the light strik-

The key components of an optical scatter-based defect detection tool are a laser, focusing and aligning optics, and PMT (or other) detectors. Scattering is usually measured in the dark field where it is common to encounter low photon counts. The laser power, the sensitivity of the detectors, and their dynamic range drives the signal to noise ratio of the defect detection tool. Microroughness of the wafer surface creates a background scatter that is known as haze. This is acceptable and the tool should be able to tolerate it (47). It is well known that particles will scatter differently based on incident angle and polarization. The configuration of the detectors must eliminate all possible beam interactions with the scattered light. Also at different process steps the surface characteris-Dynodes tics and the film stack will dictate the scattering behavior Figure 11. Schematic of a photomultiplier tube (PMT) illustrating (48,49). Given a fixed configuration, each detection tool perthe conversion of incident light detection into electric current. forms better on certain process steps than on others. For ex-



**Figure 12.** Three possible configurations of the source and detectors in scattering-based inspection tools.

and collection optics configured for low scattering angles

be used to detect particles on smooth silicon and dielectric scatter. Collection optics and a detector placed in this direcfilms, whereas a glazing angle illumination would be required tion could be used to monitor the lines continuously. The specto detect particles on rough or grainy surfaces. At the same ularly reflected light is normally sent to a beam dump. time the tool should record minimal numbers of "nuisance" In patterned wafer inspection it becomes important to difdefects such as color variation, grain, and previous level de- ferentiate between signal due to particles and defects from

- 
- 2. Angle resolved scattering measurements involve posi-<br>them, and identify the defect class to which they belong.<br>tioning a detector at different discrete angles around There are several enhancements to the above-mentioned the semicircle and measuring the intensity at each posi-
- 

an oscillating mirror or prism and from there through a lens a calibration wafer on the scatter tool accomplishes this. A on to the surface of the wafer. The wafer is moved by the calibration wafer typically has a uniform deposition of poly-*X-Y* stage in a direction perpendicular to the scanning beam styrene latex (PSL) spheres with known diameter. By scanto cause the beam to sweep over the wafer in a series of adja- ning such a wafer, the size of a detected particle can be esticent scan lines. The incident light is scattered by particles, by mated from its scattering intensity relative to that of the PSL surface defects, and by pattern features formed on the wafer. sphere (52). However, it must be noted that the shape of the The scattered energy is collected by light collection optics and particle, its material composition, the film that it lies on, the directed to a PMT for conversion into an electrical signal that angle of incidence, and the polarization of the laser beam afcorresponds to the detected intensity of the collected light. fect the scattering intensity of the particle. Effectively the The aperture of the collection optics can reduce or increase particle may look bigger or smaller than its actual size. Nonethe relative amounts of light from defects against pattern fea- theless, it is important to have an estimate because defects tures. It also controls the solid angle of collection that deter- below a certain size may not have a detrimental effect on patmines the DSC. Knowing the incident polarization and angle, terned wafers. By neglecting the smaller defects, the task of it is possible to predict the region of the scattering hemi- the yield enhancement engineer is made easier.

ample, a tool that has a high incident angle illumination can sphere where the pattern features would be most likely to

fects. the signal due to pattern features on the wafer. Since most The following are a few source-detector configurations: particles and defects will occur randomly, it can be assumed that they will not repeat on adjacent die on the wafer, 1. Total integrated scatter (TIS) uses a device known as a whereas the pattern features will repeat. By subtracting the Coblenz sphere to focus all the scattered light in the current die signal from that obtained from an adjacent die, hemisphere above the particle on to a small spot which the pattern features can be eliminated. In addition several is then measured using a PMT. ADC techniques can be used to segment the defects, cluster

tioning a detector at different discrete angles around There are several enhancements to the above-mentioned<br>the semicircle and measuring the intensity at each nosi-<br>technique that make the patterned wafer defect detection tion. The ability to analyze the signal from different tools sophisticated. First, the PMT signal from each scanned<br>angles separately provides better discerning capacity of spot on the wafer is amplified and digitized to p angles separately provides better discerning capacity of spot on the wafer is amplified and digitized to provide enough<br>the type of particle or defect that is scattering the light dynamic range such that it allows maximum the type of particle or defect that is scattering the light. dynamic range such that it allows maximum sensitivity for<br>Same tools collect light continued from different one can. If we continue the water while ensuring that 3. Some tools collect light scattered from different arc seg-<br>ments of the hemisphere and focus them on separate<br>PMT detectors. This can be thought of as an intermedi-<br>atter may be preset during the setup of the<br>shold valu These configurations are shown in Fig. 12. interest on the wafer, which can then be subject to the die-to-<br>to-<br>to-<br>terest on the wafer, which can then be subject to the die-to-**Operational Details of a Scattering Tool** die comparison for detection of the defects.<br>Once particles have been detected, it is desirable to obtain

The laser beam is directed through a beam expander toward a measure of their sizes for subsequent analysis. Inspecting

user with an electronic "roadmap" of wafer defects. This road- isolate defective areas on the wafer, label and categorize the map is called a ''wafermap'' and contains a list of all detected event, determine the source or cause of the defect, and quickly defect coordinates and an estimate of defect size. The wa- make a tool or process correction to reduce further yield fermap is used for subsequent off-line review procedures by loss (53). providing wafer coordinates to re-locate defects for high-reso-<br>lution optical, confocal, or SEM analysis. A typical modern rately segmented from the wafer pattern Although the con-

fer analysis community is called automatic defect classification (ADC) on the subdie or defect level and spatial signature analysis (SSA) on the subdie or defect level and spatial signature<br>analysis (SSA) on the whole-wafer level. These two technologies consider the trees and the forest of wafer analysis, respectively. In this section the concepts of ADC and SSA along with the basic technique of in-line defect detection and off- where  $c(x, y)$  is the surface that results from correlating the

and filtering, as shown in (b) and (c). The defect data are then recorded in the wafermap by defect number (arbitrarily assigned), *x* and *y* location, and size prior to database storage shown in (d). Since each die on the wafer contains the same pattern or circuitry, the only difference should be due to local anomalies caused by surface or embedded particle contamina- where  $x'(x, y)$  and  $y'(x, y)$  represent the new shifted pixel coortion, or extra or missing pattern. These two basic categories dinate pair  $(x', y')$  after translation, and the matrices **A** and of defectivity, namely particle versus pattern, broadly encom- *B* contain the coefficient of the polynomial shift derived from

**AUTOMATIC DEFECT CLASSIFICATION** pass most categories of defects on the wafer, but their description and possible manufacturing sources vary widely. The An in-line microscopy or laser-scattering system provides the purpose of automatic detection and classification is to quickly

lution optical, confocal, or SEM analysis. A typical modern rately segmented from the wafer pattern. Although the con-<br>fabrication facility, or fab, may have upward of 5000 wafer cent of subtractive image processing is eas fabrication facility, or fab, may have upward of 5000 wafer cept of subtractive image processing is easy to comprehend, starts a week, which equates to over 1000 wafermaps that in practice there are several staps involved. starts a week, which equates to over 1000 wafermaps that in practice there are several steps involved. Once the pair of<br>must be analyzed to control the manufacturing process. The images is obtained the test image must be r must be analyzed to control the manufacturing process. The images is obtained, the test image must be registered to the amount of data available to yield engineers is quickly out-<br>reference image This requires a shifting o amount of data available to yield engineers is quickly out-<br>stripping their ability to provide effective and timely yield<br>learning for process characterization and control  $(36,53)$ .<br>To address the issue of too much data

$$
c(x,y) = \frac{\sum_{i} \sum_{j} f(x+i, y+j) \cdot g(i,j)}{\sqrt{\sum_{i} \sum_{j} f^{2}(i,j) \cdot \sum_{i} \sum_{j} g^{2}(i,j)}}
$$

line re-detection will be described. reference region,  $f(x, y)$  with the test region,  $g(i, j)$ . For example, the intersection of two conductor lines on a device could **Segmentation of Acquired Data provide this information. For semiconductor image registra-**Figure 13 shows the basic steps applied to detecting a wafer<br>anomaly on an in-line inspection tool. A defect is detected on<br>an in-line tool by comparing the wafer die under test with its<br>neighbor. The wafer is scanned in s

$$
x'(x, y) = \mathbf{X}^T \mathbf{A} \mathbf{Y}
$$

$$
y'(x, y) = \mathbf{X}^T \mathbf{B} \mathbf{Y}
$$



**Figure 13.** Defect segmentation begins with scanning the wafer row by row (a), collecting neighboring die images (b), comparing and filtering to find anomalies (c), and reporting



Figure 14. Example of a reference and test die showing the tie-point yields from the mature process.<br>regions required to measure and correct alignment and the resulting The dominant commercial means of separating clusters

reference and test die image and the resulting defect mask. but results in little or no description of the clusters them-<br>The mask is a binary image that encompasses the extent of selves. For example, a single long scratch The mask is a binary image that encompasses the extent of selves. For example, a single long scratch event may include<br>the defect. It is used to extract the centroid location  $(x, y)$  many clusters. A group of clusters when the defect. It is used to extract the centroid location,  $(x, y)$ , many clusters. A group of clusters when pulled together into<br>and the defect size (57) prior to inclusion in the waferman<br>a larger set is called a spatial si

subtracted, a filtering process is applied to the result. The from a single manufacturing source (59). SSA is the technol-<br>purpose of post filtering is to mitigate residual noise around ogy that has been developed to addre purpose of post filtering is to mitigate residual noise around ogy that has been developed to address signature detection<br>high contrast areas of the image, such as along conductor or and classification. By analyzing distri high contrast areas of the image, such as along conductor or and classification. By analyzing distributions of clusters, it is<br>possible to automatically classify and tie the resulting signa-<br>possible to automatically class polysilicon lines or along the periphery of transistor regions. The residual noise, which can be considered as "on" pixels in ture directly to a unique manufacturing problem, such as the the mask image, can be filtered in a simple manner by re-<br>spin-coater streaks in Fig. 15(c) which the mask image, can be filtered in a simple manner by re-<br>jecting all mask objects below a specified number of pixels in processes. As important as improved cluster analysis is the jecting all mask objects below a specified number of pixels in size. This technique is useful and fast but can lead to a dis- ability of an SSA approach to classify systematic distributions carding of small image anomalies in uniform regions of the that do not form clusters, such as the CVD problem shown in die where a defect should be easier to detect. Other filtering Fig. 15(b) which can be recognized and d die where a defect should be easier to detect. Other filtering techniques that account for device structure can apply random distribution (60). stronger filtering near edges and less in open regions, Advanced clustering technologies such as SSA are allowing subtle defects in relatively smooth regions.

# **Defect Clustering**

Defect clustering is a data reduction process. The defectivity on a wafer is recorded as individual events due to the discrete detection process described above. In many instances, very large defects, such as long scratches, large depositions of previous-step material, or chemical stains, are detected as many hundreds, or even thousands, of individual defects. A cluster is a grouping of these individual related defects into a single object. Figure 15 shows several examples of clusters on three different wafermaps. The clusters in (a) are handling scratches; (b) contains a double slot event that is caused by attempting to place a wafer in a slot occupied by another wafer. The wafer in (b) also contains a systematic and distributed pattern that arose from particle contamination in a<br>change 15. These figures serve as examples of systematic clusters on<br>chemical vapor deposition (CVD) process. The wafer in  $(c)$  a series of wafermaps. Each cluster contains streaks imparted during a spinning process, such as defects that are correlated to each other based on the manufacturassociated with resist deposition or a spin-on-glass process. ing source.

The purpose of defect clustering is twofold: (1) to remove clusters from the defect population so that off-line review can focus (primarily albeit not exclusively) on particles, and (2) to remove systematic cluster events so that an accurate count can be made of random particle populations. As a manufacturing process becomes mature, the occurrence of systematic events becomes fewer until ultimately random defects generated by the process tools become the dominant yield-limiting factor. The ability to separate random defects from systematic clusters and distributions is important for predicting future

ity. All defects within a given distance of one another are grouped together and removed from the distributed populathe correlation points (56). Figure 14 shows an example of a tion as clusters. This technique is useful to a limited extent reference and test die image and the resulting defect mask but results in little or no description and the defect size (57) prior to inclusion in the wafermap. a larger set is called a spatial signature. A spatial signature<br>Once the alignment has been completed and the images is defined as a unique distribution of wafer Once the alignment has been completed and the images is defined as a unique distribution of wafer defects arising<br>btracted a filtering process is applied to the result. The from a single manufacturing source (59). SSA is t

allowing the overall sensitivity of the detection system to be for automatic wafer analysis and data reductions. This autohigher. One such technique uses a structural filter derived mation frees the yield engineer to perform more important from the reference image (58). The filter is obtained by digi- work tasks while allowing for 100% wafermap (53). SSA also tally differentiating the reference image to give high values allows for automated and intelligent subsampling of wafer de-<br>in regions of fluctuation and near zero variation in constant fects prior to off-line review. For in regions of fluctuation and near zero variation in constant fects prior to off-line review. For example, it is not generally regions. This derivative is inverted, normalized, and necessary to review a scratch, since it i regions. This derivative is inverted, normalized, and necessary to review a scratch, since it is known to have been<br>multiplied by the subtraction result prior to thresholding to mechanically imparted to the wafer, but a CV mechanically imparted to the wafer, but a CVD signature generate the defect mask. The result is an attenuation of su- may require further analysis to determine the chemical comperfluous data around noisy edges allowing for detection of position of the contaminant. SSA can be applied to filter vari-



ous signature types and streamline the off-line review process (61).

# **Feature-Based Analysis**

Both ADC and SSA technologies rely on a feature description of the defect or signature event prior to classification. A feature is a numerical or syntactic description (38) of a seg-<br>mented object such as a defect or a signature. Common fea- (a) (b) (c) tures used to describe semiconductor defects are those based **Figure 17.** A semiconductor defect (a), defect mask (b), and defect on object shape, or morphology, intensity, color, and texture, background (c) from the refer on object shape, or morphology, intensity, color, and texture. Features tend to describe attributes of objects that can be related to human understanding, such as elongation, eccentricity, area, centroid, color components, and texture components. therefore require knowledge of the current layer and sur-There are also many types of features that are difficult to in- rounding material. Feature analysis is extended to consider terpret in human terms but which are very useful for discrim- the layer properties for example, by measuring characteristics inating one object from another. Examples of these include of the underlying surface as shown in Fig. 17. The defect in Fourier coefficients (62), wavelet coefficients (63), and high- (a) is filtered and a mask describing the defect morphology is order object moments, central moments, and invariant mo- found in (b). Properties of the substrate material can be meaments (64,65). It is possible to completely describe an image sured by looking in the defect region on the reference image, object by taking a large number of Fourier, wavelet, or geo- effectively ''under'' the defect, as in (c). New approaches to metric moment coefficients. By taking a small subset of these characterizing the underlying device structure are using comfeatures, a sufficiently descriptive analysis and subsequent puter-aided design (CAD) information and advanced image classification can be achieved. processing to segment the device into, for example, transistor

tor that is used for subsequent classification (66). A simple this prior to defect detection can be useful in categorizing the example of a two-dimensional feature vector and a feature killing potential of a particular defect class. These techniques space is shown in Fig. 16. In the example there are three are computationally intensive at present and are therefore classes represented that are described by two features,  $f<sub>x</sub>$ , not yet widely used. and  $f_y$ . An unknown vector,  $x$ , is assigned to one of the three Once an adequate description of the defect is obtained classes through the classification process. In the semiconduc- whose features are discriminating, such as in the sense of a tor environment, a feature vector could contain on the order of feature-space representation, a classifier must be designed to one hundred elements rendering viewing of the feature space automatically assign the object to the appropriate classificaimpossible. This is where the science and art of pattern recog- tion category. nition becomes necessary in the design and test of an effective classifier. **Classification**

To properly characterize a defect, regardless of whether it<br>is a particle or pattern problem, it is useful to describe the<br>defect in terms of its location on the device structure and<br>what it is overlaying or underlying. Fo





The descriptive features are assembled into a feature vec- areas, polysilicon lines, conductors, and field areas. Knowing

Classification techniques in general fall into two broad categories: (1) supervised classifiers; and (2) unsupervised classifiers (66). The unsupervised pattern recognition approach assumes no a priori knowledge of the defect classes. The goal of this classifier is to look for patterns in the data by organizing the feature vectors into groups in feature-space based on, for example, a distance metric given by,

$$
d(\pmb{x}, \pmb{x}') = \|\pmb{x} - \pmb{x}'\| = [\sum (x - x')^p]^{1/p}
$$

where *d* is the distance between the feature vector *x* and *x* and *p* is a value such that  $p = 1$  is the Manhattan distance,  $p = 2$  is the Euclidean distance, and so on (67). For example, the three classes shown in the two-dimensional feature-space of Fig. 16 could easily be grouped using a binary decision tree  $f_x$  approach (68). The binary decision tree method will group all **Figure 16.** A two-dimensional feature vector, *X*, in a feature space vectors according to their pairwise neighbors into a "dendo- $(fx, fy)$ . gram" (68). By picking the appropriate cut-point on the dendogram, a given number of classes can be selected ranging from one superclass encompassing the entire feature-space, to one class per vector. A cut-point somewhere in between these two trivial cases will provide maximum information. The unsupervised approach does not assume a priori knowledge of the classifications and therefore may or may not map well onto the actual classification groups desired by the user. For this reason unsupervised methods, although good for investigating a given feature-space, are nondeterministic and do not easily map to human-specified classification needs.

Supervised approaches are used exclusively for semiconductor defect classification. Supervised recognition methods rely on the availability of a set of defect or signature examples<br>that are representative of the manufacturing process. These<br>samples are used to train the classifier. The function of the<br>classifier is to partition the fea tical approaches such as Bayesian classifiers (69), and neural second row and second column, the classifier correctly class-<br>networks (70), to nonparametric, distance-based methods fied 92% of class B defects (performance) such as *k*-means and *k*-nearest neighbors (*k*-NN) (71), and defects classified by the system, only 80% were truly class B<br>finally to fuzzy rule-based approaches (79). There are also (purity). The confusion matrix reveal finally to fuzzy rule-based approaches (72). There are also (purity). The confusion matrix reveals a great deal of informa-<br>combinations of these methods such as the fuzzy  $\hbar N N$  tion regarding the strengths and weakness combinations of these methods such as the fuzzy  $k$ -NN tion regarding the strengths and weaknesses of a given classi-<br>method  $(73)$  which has been successfully adapted to the prob-<br>fier system including all of its subcomp method  $(73)$ , which has been successfully adapted to the prob-

For semiconductor pattern recognition, nonparametric classifiers such as the classical *k-NN* and fuzzy rule-based techniques apply well since information about the shape of **FUTURE CHALLENGES** the distribution of features in the multidimensional space of the classifier is not required. It is diffuctul to a<br>secretin a state in the simple that is constant a state in state is<br>distinguited. To is diffused parameterization for the large variety of class types<br>encounteror domat

mance and purity of the system is to use a confusion matrix. **Shrinking Feature Sizes** Table 1 gives an example of a confusion matrix for a simple four-class problem. Note that the confusion matrix can be Integrated circuit feature sizes have been shrinking for more used to analyze both the training data used to teach the sys- than 30 years, and the 1997 NTRS expects this trend to con-

labels and statistics, e.g., summing all data values across the defect detection technology to become increasingly more senfirst row shows that there where 10 examples of class A de- sitive. Suppliers of defect detection equipment introduce new fects. The second row shows 13 examples of class B defects, technology to keep up with these requirements. For example, and so on. The columns in the matrix represent the classifier suppliers of optically based defect inspection tools introduce results: The first column shows that the classifier placed 10 new light sources with shorter wavelengths and optimize the defect examples in the class A category, the second column lens optics for the new physical conditions. This trend is likely

**Table 1. Example Confusion Matrix Used to Estimate the Performance and Purity of a Classifier System**

	(classifier)	в	С	Ð	Class Performance				
A (user-defined)	9		0		$90\%$				
B	0	12	0		92%				
C	0	0	7		100%				
D		$\overline{2}$	2	10	67%				
Purity	90%	$80\%$	78%	91%					
Total purity 85%			Total performance 87%						

lem of signature classification (74). <br>For semiconductor pattern recognition popparametric training data.

tem and the testing data collected by the system in the field. tinue (27,28). Circuits with smaller feature sizes are suscepti-The left-most column of the table contains the user-defined ble to electrical faults induced by smaller defects, requiring

come more complex, and new defect classes become yield lim- Clearly more agile defect inspection tools would help the iters. Figure 18, for example, depicts the systematic failure semiconductor industry control cost. modes of copper dual damascene, the anticipated choice of global interconnect technology for the 180 nanometer node. **Shorter Cycles of Learning** New process technologies like CMP introduce hitherto unknown classes of surface defects (25), whereas other failure Capital productivity drives the trend toward shorter data cymodes reside up to 1500 nm below the surface where they are cles. IC manufacturers invest billions of dollars in process exceedingly difficult to detect. Metal voids and barrier metal equipment, and they are interested in obtaining as rapid a punch through may even elude optical inspection equipment return on their investment as possible. Rapid yield learning completely. is thus becoming an increasingly important source of competi-

they do others (75,76). Companies are thus forced to purchase and prevent the destruction of material in process (77).<br>multiple defect inspection tool types, in order to identify most<br>Historically IC manufacturers have obt multiple defect inspection tool types, in order to identify most<br>potential sources of electrical faults. As process complexity in-<br>cal fault data from microelectronic test structures. However

terned wafers depend upon the maturity of the semiconductor have occurred since the last inspection. Thus the source process Figure 19 shows that the sensitivity requirement of recently detected defects can be localized mo process. Figure 19 shows that the sensitivity requirement of recently detected defects can be localized more effectively.<br>
natterned wafer inspection decreases when a semiconductor Recent studies have shown that shortening ment increases by more than two orders of magnitude from

process life cycle segment the market for inspection tools. inspection and in situ fault detection. A defect reduction team Shrinking feature sizes drive sensitivity, or the ability to see can thus develop true yield management capability by corresmall defects, while throughput requirements increase as an lating data obtained from methods with short data cycles to in-line (i.e., in a single tool) trade-off of those performance methods can foreshadow effects on final yield (4–6,8,78,79).

to continue until inspection equipment needs to capture de- parameters. This means different tools (or different recipes fects so small that optically based detection is no longer suit- on those tools) are used for different phases of manufacturing able for the job. process. IC manufacturers must purchase multiple inspection As IC feature sizes shrink, semiconductor processes be- tool types, which drives up their cost of process development.

The increased number of defect types is driving up the cost tive advantage in the semiconductor industry. The sooner poof fault reduction for semiconductor manufacturers. Yield en- tentially lucrative circuits yield, the sooner the manufacturer gineers have observed that different types of defect inspection can generate a revenue stream. Conversely, rapid identificaequipment capture some defect types more effectively than tion of the cause of yield loss can restore a revenue stream<br>they do others (75,76). Companies are thus forced to purchase and prevent the destruction of material i

potential sources of electrical faults. As process complexity in-<br>cal fault data from microelectronic test structures. However,<br>creases, defect detection may pose a daunting economic chal-<br>today they increasingly rely on i creases, defect detection may pose a daunting economic chal-<br>lenge to all but the largest semiconductor manufacturers.<br>water inspection, which can detect vield-limiting defects on wafer inspection, which can detect yield-limiting defects on shorter cycles. In-line data provide a cumulative count of de- **Process Life Cycle** fects throughout the process. Subtracting the previously de-The performance requirements for defect detection on pat-<br>tected defects from the current image identifies defects that<br>terned wafers denond upon the maturity of the semiconductor<br>have occurred since the last inspection. T

patterned wafer inspection decreases when a semiconductor<br>process moves from research and development, through the learning cycles accelerates yield learning by increasing experprocess moves from research and development, through the learning cycles accelerates yield learning by increasing exper-<br>vield ramp to volume production. The throughput require- imentation capacity. Defects must be detecte yield ramp, to volume production. The throughput require- imentation capacity. Defects must be detected, analyzed, and<br>ment increases by more than two orders of magnitude from eliminated within increasingly shorter time pe the beginning of PR&D phase to the beginning of VP phase. quently successful yield improvement tends to consist of a to-The combined requirements of shrinking feature sizes and tal systems approach that involves electrical testing, defect IC process matures. Inspection tools today typically focus on those extracted from methods with longer ones. Once defect either sensitivity or throughput, with very little latitude for databases become large enough, signals from short-cycle



Figure 18. A cross section of most systematic failure modes that may cause defects in dual damascene processing of wafers.



Patterned wafer inspection sensitivity requirements

Figure 19. NTRS-1997 sensitivity requirements for patterned wafer inspection.

Technology node and year of production release (*t*)

tions of copper dual damascene, the likely choice for global process. interconnect for the 180 nm technology node. The horizontal High-aspect ratio inspection (HARI) is a special challenge,

Figure 20 compares the relative data cycles of key inspec- terned wafer inspections occur in other modules of a VLSI

axis in Fig. 20 lists the process steps of copper dual dama- because defects that reside below the wafer surface are scene, which may repeat between 5 to 10 times within a full harder to capture. HARI sensitivity requirements are thus VLSI process, making global interconnect the process module tougher than other forms of patterned wafer inspection. The with the highest number of defects. However, similar pat- HARI challenge occurs at many stages of the fabrication cy-



**Figure 20.** Defect detection data cycles of copper dual-damascene based on the SEMATECH process flow for the 180 nm technology node. PWP, ADI, and CMP respectively stand for particles per wafer per pass, after-develop inspection, and chemical mechanical polish. Indented process steps can occur within one of many chambers of a process tool or within a process tool that is part of a tool cluster. A sequence of process steps that occurs within one cluster tool or a cluster of process tools constitutes a tool sequence.

cle, including shallow trench isolation and local interconnect. The final major challenge of shortening defect data cycles The first-level contacts exhibit the highest aspect ratios en- consists of providing real-time defect/fault classification capacountered during any inspection. They are likely to exceed 6 bilities for in situ monitors and defect inspection equipment. by 1999 and grow to 12 by 2012. Adjacent first-level contacts At the present time, classifying defects detected by optical may also vary in depth because they may contact with both means or by SEM is relegated to defect review stations, which polysilicon and the active area, which are not coplanar. Dual have to re-detect the defect found by the inspection tool. Thus damascene structures, which are likely to prevail by the year defect characterization becomes a two-step process consisting 2000, consist of combinations of canals that contain intercon- of defect detection and defect review. In addition optical denect lines and vias between interconnect layers. Their com- fect review is becoming increasingly difficult because numer-

the fact that there will be typically  $10<sup>11</sup>$  vias present on a 300 SEM-based defect review and classification solutions. mm product wafer per layer of vias. Defects in 10 to 20 of Table 2 outlines the technology requirements for automatic those  $10^{11}$  vias would have a significant detrimental effect on defect classification (ADC). For some yield monitoring appliyield. Directing the interrogating agents (photons, electron, cations (mostly back end metal layers) in high-volume manuions, etc.) onto the bottom of the narrow vias adds to the dif- facturing, optical based redetection and ADC will be exficulty of detecting such defects, and having the signal energy tendible into the 150 nm and 130 nm technology nodes. make its way back out of the via to a detection system com- However, for yield ramp engineering applications (30% to pounds it. There are no methods for which HARI feasibility 70% minimum feature size resolution) at these nodes and has been conclusively demonstrated, even at the Process Re- front end of line applications at the 250 nm and 180 nm search and Development phase, and certainly not at the Vol- nodes, SEM-based solutions are necessary as optical redetec-

For example, an inspection at the head of an arrow in Fig. 20 in many applications (at earlier technology nodes for front evaluates all the process steps between the head and the tail end of line and later for back end of line). Detection tools of the arrow. Thus the post-CMP inspection covers all process which provide in-line ADC capability based either on image steps of dual damascene. Many wafer fabs also intend to con- or light scatter analysis will also be necessary to assist in duct a post-canal-etch inspection, an example of HARI that accelerating cycles of learning, as well as optimizing SEMlocalizes the sources of defects to fewer process steps. In ab- based tool utilization. It is also believed that a combination of sence of such short-cycle inspections, a via etch problem could optical and SEM-based solutions will be necessary to classify go unnoticed for more than a day, which would put a large those defects not redetectable via SEM (e.g., previous layer number of wafers at risk in a volume production facility. defects) and those not redetectable via optics ( $\leq 250$  nm After-develop inspection may even capture systematic lithog- surface/pattern defects). raphy defects in time to perform rework, which can increase In addition to the application challenges described above, line yield significantly and prevent yield crashes through inspection technologies themselves face several hurdles in fuearly defect detection. ture development. Numerical aperture of the lenses and

### **INSPECTION IN SEMICONDUCTOR MANUFACTURING 259**

bined aspect ratios may exceed five by 2006 (26).  $\qquad \qquad \text{ous killer defects are no longer detectable by optical means.}$ The difficulty of detecting defects in vias is exacerbated by According to the NTRS, even the 250 nm technology requires

ume Production phase.  $\hphantom{a}$  tion and ADC falls off dramatically at  $\sim\!250$  nm. In this re-The data cycles of different defect inspections vary greatly. gard SEM-based review and ADC solutions will be necessary

Year of First Product Shipment Technology Generation	1997 $250$ nm	1999 $180$ nm	2001 $150 \text{ nm}$	2003 $130 \text{ nm}$	2006 $100 \text{ nm}$	2009 $70 \text{ nm}$	2012 $50 \text{ nm}$				
Automatic Defect Classification											
Resolution (nm)	125	90	75	65	50	35	25				
Detectability (% redetection)	95	97	98	99	99	99	99				
Accuracy (% of expert classification)	85	90	90	95	95	95	95				
Repeatability $(\%)$	95	97	98	99	99	99	99				
Reproducibility (cOV%)	5	4	$\overline{4}$	3	$\overline{2}$	$\overline{2}$	$\overline{2}$				
Speed—optical (s/defect)	3	$\overline{2}$	$\mathbf{2}$			$\mathbf{1}$	1				
Speed-SEM (s/defect)	20	10	10	$\overline{5}$	5	$\overline{5}$	$\overline{5}$				
Speed—SEM w/elemental (s/defect)	35	25	20	15	10	10	10				
Defect Review											
Resolution (nm)	125	90	75	65	50 <sub>5</sub>	35	25				
Coordinated accuracy $@$ max sensitivity $(\mu m)$	3	3	$\overline{2}$	$\overline{2}$							

**Table 2. Technology Requirements for Automatic Defect Classification and Defect Review as Outlined in NTRS-1997**

Note: Solutions exist for the specifications that are in unshaded cells, while gray shading indicates that solutions are being pursued. There are no known solutions to the specifications listed with white letters on black background.

a maximum resolution of about 150 nm. Laser-scattering primary requirements. The tool suppliers will most likely retools have taken advantage of the wavelength scaling princi- spond by reconfiguring the most sensitive tool that they have ple, whereby sensitivity to the intensity of scattering from a on the market. The reconfigured tool will most likely provide smaller particle can be obtained by illuminating the particle a nonoptical solution that meets the chip maker's demands with shorter wavelength light. In the future, as contaminant for sensitivity and resolution. Throughput in the early stages sizes approach closer to the dimensions of the inherent sur- of process R&D is not a major consideration. face roughness of the patterns and films on the wafer, the However, as time passes, the chip maker will improve the detectibility of such particles will become questionable. Im-<br>quality of its process and demand a tool wit detectibility of such particles will become questionable. Im- quality of its process and demand a tool with greater<br>provements in laser technology should target the develop-<br>throughout. Since the throughout requirements fo ment of compact and reliable deep-ultraviolet sources. New spection increase exponentially with the maturity of the prodetection schemes that take advantage of optical properties cess, the tool suppliers will not be able to increase the scan<br>other than intensity of scatter will have to be developed in speed at a rate that will satisfy the other than intensity of scatter will have to be developed in speed at a rate that will satisfy the chip makers. The tool

on the data rate of the inspection system. Significant break- cal imaging. This new tool will meet the new throughput re-<br>throughs in electronics have afforded rates of 400 million pix- quirements and provide more sensitiv throughs in electronics have afforded rates of 400 million pix-<br>els per second in present systems; however, the limits of imaging tool, but it will most likely not be able to match the els per second in present systems; however, the limits of imaging tool, but it will most likely not be able to match the quantum physics are being stretched to acquire signals as R&D tool's sensitivity. Once the semiconduc quantum physics are being stretched to acquire signals as R&D tool's sensitivity. Once the semiconductor process<br>rapidly as they can be imaged onto the pixels of TDI cameras. reaches volume production the chip maker will d rapidly as they can be imaged onto the pixels of TDI cameras. reaches volume production, the chip maker will demand an-<br>Enhanced CCD and PMT sensors with higher photosensitiv- other quantum leap in throughout, and the supp Enhanced CCD and PMT sensors with higher photosensitiv-<br>ity will be required soon. Future inspection systems could in-<br>once again respond with reconfiguring an existing tool based ity will be required soon. Future inspection systems could in-<br>clude subsystems with parallel imaging of different parts of a source another technology possibly laser scattering. Once clude subsystems with parallel imaging of different parts of a on yet another technology, possibly laser scattering. Once<br>wafer using multiple cameras and/or detectors, each linked to again the laser-scattering tool, while wafer using multiple cameras and/or detectors, each linked to again, the laser-scattering tool, while meeting the throughput<br>image analysis engines. Advanced computing architecture requirements and exceeding the sensitivit that facilitates rapid acquisition, intelligent analysis, and the previous technology node may provide less sensitivity compact storage of inspection data will be an essential compo-<br>than the imaging tool it replaces. In s

rely on leading-edge chip makers to use a tool in order to improve its quality (81). This typically involves a problem-solv- **ACKNOWLEDGMENTS** ing process that iterates between the chip makers and the

maker's specifications. The user evaluates the prototype and specifies changes and improvements as evidence dictates. This process continues until the user is satisfied. The ease of **BIBLIOGRAPHY** use and ease of transfer of the information output of equipment is critical process because it enhances the chip maker's 1. K. J. Arrow, The economic implications of learning by doing, *Rev. Econ. Studies,* **29**: 155–173, 1962. innovation capability (20).

challenge for the previously described asymmetric innovation *Sci.,* **3**: 122–128, 1936. pattern. Chip makers, when they start working on a new 3. J. M. Juran, ed., *Quality Control Handbook,* 3rd ed., New York: technology node, will specify a tool for the process R&D envi- McGraw-Hill, 1974.

achievable pixel sizes of CCD cameras limit imaging tools to ronment, stressing increased sensitivity and resolution as the

throughput. Since the throughput requirements for defect insuppliers will instead respond by reconfiguring an existing Moreover, improving the resolution increases the demand tool, based on a completely different technology such as optiimage analysis engines. Advanced computing architecture requirements and exceeding the sensitivity requirements of that facilitates rapid acquisition, intelligent analysis, and the previous technology node may provide less compact storage of inspection data will be an essential compo-<br>nent of such systems. All these issues will have to be tackled<br>with marginal increments in tool costs to keep in tune with<br>wering the overall cost of producing all phases of development, at least not in a configuration that **CONCLUSIONS** any chip maker can afford.<br>**CONCLUSIONS** The expected high price tag of defect inspection tools may

While investigating defect inspection technology in the semicallisms of defect detection. For instance, moductor industry, the authors of this article came to the sumplems of defect detection. For instance, most of today'

tools suppliers.<br>The chip maker specifies the parameter of the tool based The authors would like to thank David Jensen for reviewing<br>on need, and the tool supplier develops a prototype to the chip this article.

- 
- The creation of defect inspection tools presents a special 2. T. P. Wright, Factors affecting the cost of airplanes, *J. Aeronaut.*
	-
- and yield analysis: Development and implementation, *IEEE* information? *EDN,* **42** (21): 105–119, 1997.
- 5. C. Weber, B. Moslehi, and M. Dutta, An integrated framework *Technol. Syst. Appl.,* 1997. for yield management and defect/fault reduction, *IEEE Trans.* 33. *CCD Image Sensors Databook,* DALSA, Ontario, Canada, 1996.
- 6. C. Weber, *Accelerating three-dimensional experience curves in inte-* spection, *Comput. Vis. Image Understand.,* **61** (2): 231–262, 1995.
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 18. E. Bayro-Corrochano, Review of automated visual inspection 1973.<br>1983 to 1993, Part I: Conventional approaches, Proc. SPIE, 2055, 46 J C. *Intell. Robots Comput. Vision XII,* 1993, pp. 128–158. ed., Washington: SPIE Press, 1995.<br>19. E. Bayro-Corrochano, Review of automated visual inspection  $A7$  C. T. Larson Magnuping haze on
- 19. E. Bayro-Corrochano, Review of automated visual inspection and the U.S. T. Larson, Measuring haze on deposited metals with light-<br>1983 to 1993, Part II: Approaches to intelligent systems, *Proc.* scattering-based insp
- 
- 21. D. Reinertsen, Who dunit? The search for new-product killers, 49. R. S. Howland, K. B. Wells, and B. M. Trafas, High-speed detec-<br>Electron. Bus. (July): 62–66, 1983. The search for new-product killers, 49. R. S. Howlan
- 22. P. Smith and D. Reinertsen, *Developing Products in Half the Time,* **38** (11): 123–126, 1995.
- 23. S. Weelwright and K. Clark, *Revolutionizing Product Develop-*<br>
23. W. A. Klisker at al. Proction reduction of instrument simpstum
- 
- 25. C. Dennison, Developing effective inspection systems and strate- 52. R. S. Howland et al., Using calibration curve modeling for scangies for monitoring CMP processes, *Micro* (February): 31–41, ning surface inspection systems, *Micro* **13** (7): 61–71, 1995.<br>1998
- *Roadmap for Semiconductors,* 1997, pp. 163–178. lishing, 1997, p. 313.
- 27. Semiconductor Industry Association, *The National Technology* 54. K. W. Tobin, S. W. Allison, and J. K. Jordan, Automated pattern
- detection technology? *Micro* (June): 51–72, 1998. 55. J. C. Russ, *The Image Processing Handbook,* Boca Raton, FL: CRC
- 29. U. Kaempf, Statistical significance of defect density estimates, Press, 1992, p. 219. *Proc. IEEE/ICMTS,* 1988, pp. 107–113. 56. S. S. Gleason, M. A. Hunt, and W. B. Jatko, Subpixel measure-
- *Laser Focus World,* **33** (2): 129–139, 1997. *SPIE,* **1386**: 1990.

- 4. C. Stapper and R. Rosner, Integrated circuit yield management 31. S. Kempainen, CMOS Image Sensors: Eclipsing CCDs in visual
	- *Trans. Semicond. Manuf.,* **8**: 95–101, 1995. 32. E. Fossum, Image capture circuits in CMOS, *Int. Symp. VLSI*
		-
- *Semicond. Manuf.*, **8**: 110–120, 1995.<br> **Semicond. Manufacture Constant A. K. Jain, A survey of automated visual in-**<br> **S. C. Weber, Accelerating three-dimensional experience curves in inte-**<br> **S. C. Weber, Accelerating t**
- grated circuit process development, management of recinology 35. S. G. Chamberlain, High speed, low noise, fine resolution, TDI<br>master's thesis, Massachusetts Institute Technology, 1996. CCD imagers, SPIE CCDs Solid State
- 1. S. H. Thomke, Managing experimentation in the design of new<br>
products, Harvard Business School Working Paper 96-037. Man-<br>
agement Science, in press.<br>
8. D. Jensen, C. Gross, and D. Mehta, New industry document ex-<br>
27.
- 8. D. Jensen, C. Gross, and D. Menta, New maustry document ex-<br>
plores defect reduction technology challenges, Micro 16 (1): 35-<br>
44, 1998.<br>
9. D. L. Dance, D. Jensen, and R. Collica, Developing yield modeling<br>
9. D. L. Da
- 9. D. L. Dance, D. Jensen, and K. Collica, Developing yield modeling<br>and defect budgeting for 0.25 um and beyond, Micro 16 (3):  $51-$ <br>61, 1998.<br>10. P. Cielo, Optical Techniques for Industrial Inspection, New York:<br>10. P.
- 10. P. Cielo, *Optical Techniques for Industrial Inspection*, New York: 39. R. C. Gonzalez and P. Wintz, *Digital Image Processing*, 2nd ed., Academic Press, 1988. Reading, MA: Addison-Wesley, 1987, p. 94. Reading, MA: Add
- 11. B. G. Batchelor, D. A. Hill, and D. C. Hodgson, *Automated Visual* 40. J. D. Gaskill, *Linear Systems, Fourier Transforms, and Optics, Inspection, Amsterdam, The Netherlands: North-Holland, 1985. New York: Wiley, 1978,* 
	-
	-
	-
- 12. L. F. Pau, Computer Vision for Electronics Manufacturing, New  $\footnotesize$  11. Lord Rayliegh, Proc. Royal Soc., A79: 399, 1907.<br>
13. J. E. Thompson, Inspection Organization and Methods, New York:  $\footnotesize$ <br>
13. J. E. Thompson, 16. R. T. Chin and C. A. Harlow, Automated visual inspection: A<br>survey, *IEEE Trans. Pattern Anal. Mach. Intell.*, 4: 557–573, 1982. 8798–8805, 1997.<br>17. R. T. Chin, Automated visual inspection: 1981 to 1987, *Comput.* 45.
	- K. T. Chin, Automated visual inspection: 1981 to 1987, Comput. 45. A. J. Hunt and D. R. Huffman, A new polarization-modulated<br>Vis., Graph. Image Process., 41: 346–381, 1988. [188] light scattering instrument. Rev. Sci. Ins
		- 1983 to 1993, Part I: Conventional approaches, *Proc. SPIE,* **2055**, 46. J. C. Stover, *Optical Scattering: Measurement and Analysis,* 2nd
		-
		-
		-
- New York: Van Nostrand Reinhold, 1991. 50. B. M. Trafas et al., Extendibility of laser scanning tools for ad-<br>23. S. Weelwright and K. Clark, *Revolutionizing Product Develop* vanced wafer inspection. *Proc. SPIE*. 2439: 1
- *ment,* New York: Free Press, 1992.<br>
24. G. Moore, Progress in digital integrated circuits, *IEDM Tech*. **151.** In near specular light scatter measurements. *Proc. SPIE.* 818: 24. G. Moore, Progress in digital integrated circuits, *IEDM Tech.* in near specular light scatter measurements, *Proc. SPIE,* **818**: 1987, pp. 26-33.
	-
- 1998.<br>
26. Semiconductor Industry Association, *The National Technology* and vield learning. *Future Fab Int.* 1: London: Technology Puband yield learning, *Future Fab Int.*, 1: London: Technology Pub-
- *recognition:* Video weld authentication system, *Applications of* 28. C. Weber, D. Jensen, and E. D. Hirleman, What drives defect *Digital Image Procesing XII, Proc. SPIE,* **1153**: 1989, p. 412.
	-
- 30. W. Tang, Circuit integation pushes image sensor performance, ment of image features based on paraboloid surface fit, *Proc.*

## **262 INSTRUCTION SETS**

- Cliffs, NJ: Prentice-Hall, 1989, p. 377. University Press, 1988.
- 58. W. B. Jatko, M. A. Hunt, and K. W. Tobin, Nonlinear filter de- 82. E. Wang et al., Valuation of yield management investments, rived from topological image features, *SPIE Aerospace Conf.,* Or- *Proc. IEEE/SEMI/ASMC,* Cambridge, MA, 1997, pp. 1–7. lando, FL: 1990.
- 59. K. W. Tobin et al., An image paradigm for semiconductor defect VIJAY SANKARAN data reduction, *SPIE's 21st Annu. Int. Symp. Microlithography*, CHARLES M. WEBER Santa Clara, CA, 1996.<br>
K. W. Tobin et al., Automatic classification of spatial signatures<br>
FRED LAKHANI
- $60\,$  K. W. Tobin et al., Automatic classification of spatial signatures on semiconductor wafermaps, *SPIE 22nd Annu. Int. Symp. Micro-* KENNETH W. TOBIN, JR. *lithography,* Santa Clara, CA, 1997. Oak Ridge National Laboratory
- 61. S. S. Gleason, K. W. Tobin, and T. P. Karnowski, An integrated spatial signature Analysis and automtic defect classification system, *191st Meet. Electrochem. Soc.,* 1997.
- **INSTALLATION OF COMPUTERS.** See COMPUTER IN-<br>space and frequency domains *J. Ont Soc. Amer.* A 5.(7): 1073 STALLATION. space and frequency domains, *J. Opt. Soc. Amer. A,* **5** (7): 1073,
- 63. L. Prasad and S. S. Iyengar, *Wavelet Analysis with Applications* FREQUENCY MODULATION.<br> **EXECUTE:** CRC Press, 1997. **INSTRITE ITION COMP**
- 64. C. Teh and R. T. Chin, On image analysis by methods of mo- AIDED INSTRUCTION. ments, *IEEE Trans. Pattern Anal. Mach. Intell.,* **<sup>10</sup>** (4): 496, 1988.
- 65. S. X. Lio and M. Pawlak, On image analysis by moments, *IEEE Trans. Pattern Anal. Mach. Intell.,* **18** (3): 252, 1996.
- 66. J. T. Tou and R. C. Gonzalez, *Pattern Recognition Principles,* Reading, MA: Addison-Wesley, 1974.
- 67. R. O. Duda and P. E. Hart, *Pattern Recognition and Scene Analysis,* New York: Wiley, 1973.
- 68. C. H. Chen, L. F. Pau, and P. S. P. Wang, *Handbook of Pattern Recognition and Computer Vision,* River Edge, NJ: World Scientific, 1993, p. 16.
- 69. J. M. Bernardo and A. F. M. Smith, *Bayesian Theory,* New York: Wiley, 1994.
- 70. S. Haykin, *Neural Networks: A Comprehensive Foundation,* New York: Macmillan, 1994.
- 71. K. Fukunaga, *Introduction to Statistical Pattern Recognition,* 2nd ed., New York: Academic Press, 1990.
- 72. Y. Yuan and M. J. Shaw, Induction of fuzzy decision trees, *Artificial Intell. Tech. Rep.,* UIUC-BI-AI-DSS-94-02, Univ. Illinois, Urbana-Champaign, 1994.
- 73. J. M. Keller, M. R. Gray, and J. A. Givens, A fuzzy k-nearest neighbor algorithm, *IEEE Trans. Syst., Man, Cybern.,* **15** (4): 580, 1985.
- 74. K. W. Tobin, S. S. Gleason, and T. P. Karnowski, Adaptation of the fuzzy k-nearest neighbor classifier for manufacturing automation, *SPIE's 10th Int. Symp. Electron. Imaging: Sci. Technol.,* San Jose, CA, 1998.
- 75. A. Shapiro, T. James, and B. Trafas, Advanced inspection for 0.25-m-generation semiconductor manufacturing, *SPIE's 22nd Annu. Int. Symp. Microlithography,* Santa Clara, CA, 1997, pp. 445–451.
- 76. M. Seliger and M. B. Nasr, Inspecting wafers using the Orbot-W720 at metal ASI, *Process Diagnostic and Control User Group Meet.,* Santa Clara, CA, 1998.
- 77. P. Silverman, Capital productivity: Major challenge for the semiconductor industry, *Solid State Technol.,* **37** (3): 104, 1994.
- 78. M. Iansiti and J. West, Technology integration, *Harvard Bus. Rev.* May–June: 69–79, 1997.
- 79. C. Weber, J. Rosner, and P. Chang, The role of self-directed work teams in a concurrent, multi-generation process development effort, *Proc. IEEE/SEMI/ASMC,* Cambridge, MA: 1997, pp. 322–327.
- 80. R. Henderson and K. Clark, Architectural innovation: The reconfiguration of existing product technologies and the failure of established irms, *Admin. Sci. Quart.,* **35**: 9–30.
- 57. A. K. Jain, *Fundamentals of Digital Image Processing,* Englewood 81. E. von Hippel, *The Sources of Innovation,* Oxford, UK: Oxford
	-

# 1988. **INSTANTANEOUS FREQUENCY ESTIMATION.** See

**INSTRUCTION, COMPUTER AIDED.** See COMPUTER-