## **476 ANALOG INTEGRATED CIRCUITS**

## **ANALOG INTEGRATED CIRCUITS**

Although digital signal processing brings great advantages such as robustness, flexibility, and precision, analog circuits still play a vital role in today's electronic systems. Interface circuits between the digital processor and the analog ''real world'' are required, and these analog circuits must operate to demanding specifications to ensure that the performance of the digital sections is not compromised.

Analog integrated-circuit (IC) design exploits the operation of transistors in their active region of operation. Thus the performance of an analog IC is generally closely related to the parameters of the process. Bipolar processes offer high-gain and high-frequency performance, and the fairly recent development of complementary bipolar processes, which offer fast vertical *p–n–p* as well as *n–p–n* transistors, has made possible the implementation of analog circuits that exploit this process symmetry. Complementary metal oxide semiconductor (CMOS) processes offer the potential for low-power operation at low processing cost, and since CMOS is the technology of choice for digital ICs, the drive in analog IC design is to ex-



IC design offers close matching between devices, and small as device and interconnect dimensions, leading to higher operating frequencies and reduced power consumption. However, the absolute tolerance of integrated components is gen-

This section outlines various circuit design techniques and From Eq. (1) the closed-loop gain magnitude  $A_c(s)$  will be circuit architectures for the implementation of high-perfor-<br>infinite and the circuit will act as an e the important issues involved, and although particular circuit stable performance. However, excessive  $\Phi_M$  is undesirable if architectures may be shown as an example, the general prin-<br>ciples will apply on a wider scale. methodology is current-mode analog signal processing, a de-<br>sign style that clearly illustrates the impact process technol-<br>ogy has on analog circuit theory, circuit design, and appli-<br> $B(s)$ . This is done by maintaining a

This section describes the relationship between the open-loop  $\frac{\text{than }180^{\circ} \text{ when } |A(s)|}{\text{architecture of an amplifier and the resulting closed-loop per--}}$ formance. Techniques for achieving maximum bandwidth for<br>a given closed-loop operation are outlined that are inherently<br>suited for IC realization, and the most common IC operational<br>amplifiers with a two-pole response in t

Negative feedback is often employed around amplifiers with high open-loop gain to achieve a well-defined closed-loop gain and an improved frequency response. In effect the high gain is reduced in exchange for a wider, flatter bandwidth. The where  $A_0$  is the dc open-loop gain and  $\omega_{P1}$  and  $\omega_{P2}$  are the pole classical negative feedback system is shown in Fig. 1. Analyz- frequencies. Each pole introduces 45° of phase lag at the pole ing this system gives the well-known expression for the frequency  $\omega = \omega_{\rm P}$  and a further 45° at  $\omega \ge 10\omega_{\rm P}$ . A typical

$$
A_C(s) = A(s) / [1 + B(s)A(s)] \tag{1}
$$

where  $A(s)$  is the open-loop gain of the amplifier and  $B(s)$  is at  $\omega_{P_2}$ . the feedback fraction.  $T(s) = B(s)A(s)$  is referred to as the loop With respect to the phase plot in Fig. 2, at  $\omega = \omega_{p_1}$  it can gain, and the behavior of  $T(s)$  with frequency is a key parame- be seen that the output lags the input by  $45^{\circ}$ , rising to  $135^{\circ}$ ter in feedback system design, particularly for determining at  $\omega_{P2}$ , to finally 180° at  $\omega \ge 10\omega_{P2}$ . To ensure unconditionally

stability. Clearly if  $|T(s)| \ge 1$  or  $|A(s)| \ge |A_C(s)|$ , then the closed-loop gain is virtually independent of the open-loop gain, and

$$
A_{\rm C}(s) \approx 1/B(s) \tag{2}
$$

Figure 1. In a system with negative feedback, a proportion of the closed-loop gain is thus defined by the external feedback omponents, which can be very accurately manufactured; this output signal is subtracted from the in able, it results in potential instability when additional negaploit CMOS where possible to enable mixed-mode designs to<br>be fully integrated.<br>be fully integrated.<br>When compared to discrete circuit implementation, analog margin  $\Phi_M$  is a common figure of merit used to indicate how<br>IC

$$
\Phi_{\rm M} = 180^{\circ} + \Phi(|T(s)| = 1)
$$
\n(3)

erally poor, leading to the need for tunability or for robust<br>circuits that are not sensitive to component variations.<br>This section outlines various circuit design techniques and<br>From Eq. (1) the closed loop gain magnitud circuit architectures for the implementation of high-perfor-<br>mance analog integrated circuits. The techniques are intro-<br>duced at a general level to give the reader an appreciation of<br>the important issues involved, and al

cation. 100% feedback, that is, when  $|B(s)| = 1$ . If the feedback network *B* is taken to be resistive, then any additional phase lag AMPLIFIER ARCHITECTURES in the loop gain comes from the open-loop amplifier *A*(*s*). Tailoring the phase response of *A*(*s*) so that the phase lag is less than 180° when  $|A(s)| < 1$  will ensure that the amplifier is

stable performance. Each pole will contribute a low-pass filter **Negative Feedback and Stability negative Feedback and Stability loop** gain *A*(*s*) is given by loop gain *A*(*s*) is given by

$$
A(s) = A_0/(1 + s/\omega_{\rm P1})(1 + s/\omega_{\rm P2})
$$
 (4)

closed-loop gain  $A_c(s)$ : plot of  $A(s)$  versus  $\omega$  is shown in Fig. 2. At low frequencies where  $\omega \ll \omega_{\text{Pl}}$  the gain is flat; then at  $\omega_{\text{Pl}}$  the gain begins to *A*C fall at a rate increasing to  $-20$  dB/decade. This roll-off eventually steepens to  $-40$  dB/decade as the second pole is passed



two pole frequencies  $(N = \omega_{\text{Pl}}/\omega_{\text{P2}})$  for different values of may have previously been avoided on the basis of cost. *Opera*-<br>release magnitude  $\Omega$  for a given value of  $\Lambda$  ages  $\Lambda = 1000$  in *tional amplifiers* w



creased phase margin  $(\phi_M)$  is obtained by either increasing *N* or reducing  $\tilde{A}_0$ .



Figure 4. Generalized two-port amplifier, known as the "nullor."

order to obtain a phase margin of  $45^{\circ}$  the ratio *N* must be approximately 700.

For a further discussion of negative feedback, stability, and phase margin, see Ref. 1.

## **Early Concepts in Amplifier Theory: The Ideal Amplifier**

The amplification of signals is perhaps the most fundamental operation in analog signal processing, and in the early days Frequency operation in analog signal processing, and in the early days<br>amplifier circuit topologies were generally optimized for spe-**Figure 2.** Typical open-loop gain magnitude and phase response for cific applications. However, the desirability of a general-pur-<br>a two-pole amplifier.<br> $\frac{1}{2}$  a secognized by system depose high-gain analog amplifier was recognized by system designers and IC manufacturers alike, since the application of negative feedback allows many analog circuit functions (or *op*stable performance, the second pole must be sufficiently far<br>from the first to achieve adequate phase margin. Figure 3<br>from the first to achieve adequate phase margin. Figure 3<br>shows curves of dc open-loop gain  $A_0$  vers phase margin. So for a given value of  $A_0$ , say  $A_0 = 1000$ , in *tional amplifiers* were thus featured among the first genera-<br>tion of commercially available ICs; however, the concept of an amplifier with high open-loop gain dates back many decades.

> In 1954 Tellegen introduced the concept of an *ideal amplifier* (2) as a general building block for the implementation of linear and nonlinear analog systems. This ideal device was a two-port circuit with four associated variables— $V_1$ ,  $I_1$  at the input port and  $V_2$ ,  $I_2$  at the output port. When represented geometrically in four-dimensional space the device could be defined by the planes  $V_1 = 0$ ,  $I_1 = 0$  and  $V_2$ ,  $I_2$  arbitrary. The amplifier would therefore exhibit an infinite power gain between the input and output ports.

In 1964 Carlin proposed the concept of the *nullor* (3), which was a two-port circuit comprising an input nullator and an output norator, as shown in Fig. 4. The port voltage and current of a nullator are always zero, while the port voltage and current of a norator can independently take any value; both components therefore have an undefined impedance. The nullor satisfies the definition of an ideal amplifier as given by Tellegen in Ref. 2. As an electrical circuit component, the transfer properties of the nullor only become well defined if *N* an external network provides for feedback from the output to **Figure 3.** The graphs of open-loop dc gain  $A(s)$  versus the open-loop the input port, as shown in Fig. 5. The output variables  $(V_2,$  pole ratio  $(N = \omega_{\text{res}}/\omega_{\text{m}})$  for a two-pole amplifier show that an in-<br> $I_2$ ) will pole ratio ( $N = \omega_{P2}/\omega_{P1}$ ) for a two-pole amplifier show that an in-<br>creased phase margin ( $\omega_M$ ) is obtained by either increasing N or re-<br>way that the input conditions ( $V_1 = 0, I_1 = 0$ ) are satisfied.



**Figure 5.** The application of negative feedback around the nullor causes the output voltage and current to be at the levels that ensure that the input port conditions  $(I_1 = V_1 = 0)$  are satisfied.

many linear and nonlinear analog transfer functions can be implemented. In addition, the external network can usually be chosen such that the resulting transfer function is independent of any source or load. The nullor is thus particularly suitable for separating two stages of an analog system that are mismatched in terms of impedance, thereby eliminating loading effects and allowing stages to be easily cascaded.

fier, but in practice the undefined input and output resistance<br>levels make this device difficult to implement. Tellegen recog-<br>nized this problem and proposed a set of four ideal amplifiers<br>plifier.<br> $^{(a)} V-V$  Amplifier, ( (2), each with a well-defined input resistance  $(R<sub>I</sub>)$  and output resistance  $(R_0)$ . These four ideal amplifiers are the following.

- cuit input port  $(R_1 = \infty)$ , a short-circuit output port
- 
- 
- 

The differing levels of input and output resistance among the various amplifier types suggests that each might perform<br>differently when presented with the same external network.<br>To investigate this further we return to Tellegen's ideal am-<br>The ideal amplifier requirement of infin To investigate this further we return to Tellegen's ideal amplifier set  $(A_V, A_I, R_T, G_T)$  and derive the transfer functions not possible to achieve, and practical devices have open-loop obtained when each amplifier is configured in turn to imple-<br>gains that are both finite and freque obtained when each amplifier is configured in turn to implement the various closed-loop functions shown in Fig. 6. These for simplicity that the amplifier open-loop gain  $A(s)$  has a sincircuits are chosen for the varying combinations of input gle dominant pole, which can be written as source and output drive that they impose on the ideal amplifier. The transfer functions for these circuits are obtained by replacing the ideal amplifier by each of the specific types  $(A<sub>V</sub>)$ ,  $A<sub>l</sub>$ , etc.) in turn, and the results are summarized in Table 1 where  $A<sub>0</sub>$  is the open-loop dc gain magnitude and  $\omega<sub>a</sub>$  is the (note  $G = 1 + R_2/R_1$ ). open-loop 3 dB bandwidth. At frequencies greater than  $\omega_a$ ,

This table offers valuable insight into the operation of the various amplifier types, since the relationship between the



**Figure 6.** The use of resistive negative feedback allows any one of **The Ideal Amplifier Set** the four basic closed-loop amplifier configurations to be implemented. The nullor is the most general case of a universal ideal ampli-<br>for but in precisely defined by the external<br>for but in precise the undefined input and output resistance<br>resistors, provided that the amplifier has a very hi

closed-loop transfer function and the circuit components can 1. *The Voltage Amplifier (A<sub>V</sub>)*. This device has an open-cir- be clearly seen. Each single transfer function within the table has been divided into two parts. The first term or factor is dependent only on the external feedback resistors and defines  $(R_0 = 0)$ , and an open-loop voltage gain  $(V_2 = A_V V_1)$ . dependent only on the external feedback resistors and defines  $T_{he}$   $C_{Urrent}$   $A_{mn}$   $T_{he}$   $A_{mn}$   $T_{he}$   $A_{mn}$   $T_{he}$   $A_{mn}$   $T_{he}$   $A_{mn}$   $T_{he}$   $T_{he}$   $T_{he}$   $T_{he$ 2. The Current Amplifier  $(A_1)$ . This device has a short-cir-<br>
amplifier was an ideal rullor). The second term or factor is cuit input port ( $R_1 = 0$ ), an open-circuit output port amplifier was an ideal nullor). The second term or factor is<br>( $R_0 = \infty$ ), and an open-loop current gain ( $I_2 = A_1 I_1$ ).<br>The second term or factor is dependent on the  $(R_0 = \infty)$ , and an open-loop current gain  $(I_2 = A_1I_1)$ .<br>
3. The Transresistance Amplifier  $(R_T)$ . This device has<br>
short-circuit input and output ports  $(R_T = R_0 = 0)$ , and<br>
4. The Transconductance Amplifier  $(G_T)$ . This devi The Transconductance Amplifier  $(G_T)$ . This device has this can be achieved if each amplifier has an infinite open-<br>open-circuit input and output ports  $(R_1 = R_0 = \infty)$  and loop gain (that is, if  $A_V = A_I = R_T = G_T = \infty$ ). The seco an open-loop transconductance gain  $(I_2 = G_T V_1)$ . terms will then become unity, and Table 1 will condense as For each amplifier, the available power gain is infinite, and<br>the output voltage or output current is directly proportional<br>to the input voltage or input current, independent of any load-<br>ing effects.<br>sic form.

$$
A(s) = A_0/(1 + s/\omega_a) \tag{5}
$$

$$
A(s) \approx (A_0 \omega_a)/s = GB/s \tag{6}
$$





$$
T(s) = A(s) / [A(s) + K]
$$
\n<sup>(7)</sup>

Substituting Eq. (6) into Eq. (7): conflict.

$$
T(s) = (GB/s)/[(GB/s) + K] = 1/(1 + sK/GB)
$$
 (8)

 $Z > K$  then the closed-loop response will exhibit peaking and<br>may become unstable. In this situation, additional external<br>components would be required to bring the pole frequency<br>down below the zero and to restore stabilit

The *K* values in Table 3 indicate how the bandwidth of **Source and Load Isolation** each circuit depends on the components external to the amplifier. In the majority of cases the circuit bandwidth is depen- Apart from the four emboldened diagonal entries, all the cir-

where GB is known as the gain–bandwidth product of the ation with an ideal (infinite-gain) amplifier. The four amplifier. The second terms or factors in Table 1 mainly have emboldened diagonal *K* values, however, are independent of the form source and load resistance, and their actual values are identical to the closed-loop gain terms in Table 1. For each of these *The circuits the product of the closed-loop gain and the closed-loop* bandwidth remains constant, and there is a gain-bandwidth

Circuit 1(a) in Tables 1 and 3 represents the conventional voltage operational amplifier with voltage-sampling voltage The closed-loop bandwidth of the circuit is thus equal to<br>GB/K. Since GB is fixed by the open-loop characteristics of<br>the amplifier, the closed-loop bandwidth of a particular circuit<br>will depend on the associated value of will depend on the associated value of K for that circuit. From<br>Table 1, a list of K values for each of the circuit configurations<br>in Fig. 6 can be compiled as shown in Table 3 (note  $G = 1 +$ <br> $R_2/R_1$ ).  $R_2/R_1$ ).<br>
Note that some of the entries in Table 1 also contain an<br>
additional term in the numerator,  $T(s) = [A(s) \pm Z]/[A(s) +$ <br>  $K$ ]. This numerator term indicates a zero in the closed-loop<br>  $K$ ]. This numerator term indicat

dent on the source and/or the load resistance, unlike the situ- cuits in Table 3 have closed-loop bandwidths that are depen-

**Table 2. Ideal Closed-Loop Amplifier Transfer Functions**

All Amplifiers	(a) $V-V$ Amplifier	(b) $I-I$ Amplifier	(c) $I-V$ Amplifier	(d) $V-I$ Amplifier
$(A_V, A_I, R_T, G_T)$	$+ R_{2}/R_{1}$	$1 + R_{2}/R_{1}$		1/R <sub>1</sub>

Table 6. Closed-Loop Amplifier K values					
	(a) $V-V$ Amplifier	(b) $I-I$ Amplifier	$(c) I-V$ Amplifier	(d) $V-I$ Amplifier	
1. $A_V$	$1 + R_{2}/R_{1}$	$1+\frac{R_2}{R_{\rm S}}\!+\!\frac{R_{\rm L}}{R_1}\!+\!\frac{GR_{\rm L}}{R_{\rm S}}$	$1+R_{\rm B}/R_{\rm S}$	$1 + R_{\rm L}/R_{\rm L}$	
2. A <sub>I</sub>	$1+\frac{R_2}{R_\mathrm{L}}+\frac{R_\mathrm{S}}{R_1}\frac{GR_\mathrm{S}}{R_\mathrm{L}}$	$1 + R_2/R_1$	$1 + R_{2}/R_{\rm L}$	$1 + R_{\rm s}/R_{\rm 1}$	
3. $R_T$	$R_2+GR_{\rm S}$	$R_{\scriptscriptstyle 2}$ + $GR_{\scriptscriptstyle \rm L}$	$\boldsymbol{R}_{2}$	$R_{\rm S}+R_{\rm L}\frac{R_{\rm S}R_{\rm L}}{R_{\rm I}}$	
4. $G_T$	$R_{1}$ $\overline{R_{\scriptscriptstyle\rm L}}$	$R_{1}$ $R_{\rm s}$	$\overline{R}_{\text{S}}$ $R_{\rm S}R_{\rm L}$ $R_{\scriptscriptstyle\rm L}$	$1/R_1$	

**Table 3. Closed-Loop Amplifier** *K* **Values**

arises if the open-loop input resistance of the amplifier is com- of the amplifier architectures listed in Table 4, in practice the parable to the output resistance of the source, or if the open- voltage operational amplifier  $(A_V)$  is still the most popular loop output resistance of the amplifier is comparable to the building block of analog electronics and is generally used to load resistance. The resulting interaction between the ampli- implement closed-loop voltage-mode amplifiers. This is perfier and the source or load could be eliminated by the use of haps because the implementation of high-performance voltage voltage followers and current followers, whose ideal proper- and current followers for source and load isolation is nontrivties have already been described in a previous section. The ial, since the frequency response of the followers would have followers would be used to isolate the source and load resis- to be significantly higher than the main amplifier so as not to tance from the amplifier circuit. Figure 7 shows an example of degrade the overall performance. However, advances in proa voltage amplifier based on a current operational amplifier cess technology are now making this approach feasible, lead- (*A<sub>I</sub>*). ing to the development of new amplifier architectures such as

achieved using voltage followers. Conversely, current followers should be used to isolate a voltage operational amplifier **Practical Amplifier Implementations**<br>  $(A_V)$  from a current source or load. Isolation of the amplifier<br>
using current and voltage followers thus allows the sou using current and voltage followers thus allows the source the  $K$  values simplify to those shown in Table 4. Entries follower or voltage-follower, respectively, while those marked

tionship between closed-loop gain and closed-loop bandwidth. For example, the only circuits that still have bandwidth de- velopment of IC technologies, and the device has since become pendent on gain are the diagonal circuits that were high- ubiquitous to the area of analog signal processing. The archilighted in Table 3. These circuits do not seem so attractive tecture of the voltage operational amplifier has several attracnow when it is considered that none of the other entries suffer tive features: for example, the differential pair input stage is from the gain–bandwidth conflict. Some entries [e.g., 3(a), very good at rejecting common-mode signals. In addition, a 3(b), 4(a), 4(b)] have *K* values that are determined by a single voltage operational amplifier only requires a single-ended feedback component, leaving the other component free to set output to provide negative feedback and drive a load simultathe gain independently. Moreover, several entries have *K* val- neously, and the implementation of a single-ended output ues that are equal to unity, indicating that these particular stage is a much simpler task than the design of a fully differamplifiers will achieve a maximum bandwidth equal to GB, ential or balanced output. regardless of the value of closed-loop gain, source, or load re- On the negative side, the architecture of the voltage operasistance. tional amplifier produces certain inherent limitations in both

dent on the source and/or load impedance. This situation In spite of the obvious benefits in terms of speed of some In this circuit example, source and load isolation is the current-feedback operational amplifier described later.

and load terms  $(R_s$  and  $R_L$ ) to be eliminated from Table 3 and described by Tellegen, the voltage operational amplifier  $(A_V)$ <br>the K values simplify to those shown in Table 4. Entries has emerged as the dominant architect marked  $CF_I$  or  $VF_I$  indicate the addition of an input current clusion of all others, and this situation has a partly historical follower or voltage-follower, respectively, while those marked explanation. Early high-gain a  $CF_0$  or  $VF_0$  indicate the addition of an output current follower using discrete thermionic valves that were inherently voltageor voltage follower, respectively. controlled devices, and a controlled voltage output allowed Table 4 reveals some interesting facts regarding the rela-<br>nship between closed-loop gain and closed-loop bandwidth. amplifier architectures were translated to silicon with the de-





*<sup>a</sup>* The *K* values in these cases become zero when the source and load resistances are neglected—that is, the closed-loop pole is at infinity. These circuits both contain a zero in the transfer function as described by Table 3, where it was also stated that, for stability, the closed-loop pole must be lower in frequency than this closed-loop zero. Adding an additional external resistor  $(R_2$  for circuit 3D,  $R_1$  for circuit 4C) ensures that a closed-loop pole will be present with the *K* values given here.



**Figure 7.** The use of unity-gain-voltage followers (VF) with infinite input resistance and zero output resistance effectively isolates the **Figure 9.** Architecture of a typical single-stage voltage operational closed-loop amplifier from the source and load impedances. amplifier.

performance and versatility. The performance of the voltage additional capacitance at node *Y* will reduce the frequency of operational amplifier is typically limited by a fixed gain– this nondominant pole, thus reducing the pole separation and bandwidth product and a slew rate the maximum value of phase margin once more.<br>which is determined by the input stage bias current. The ver-<br>Figure 9 shows a typical satility of the voltage operational amplifier is constrained by single-stage voltage operational amplifier. The input is a dif-<br>the single-ended output, since the device cannot be easily con-<br>ferential emitter-counled nair the single-ended output, since the device cannot be easily con-<br>ferential emitter-coupled pair followed by a folded cascade<br>figured in closed loop to provide a controlled output current<br>transistor and an output buffer. The figured in closed loop to provide a controlled output current transistor and an output buffer. The key difference between<br>(this feature requires the provision of a differential current this architecture and the two-stage d (this feature requires the provision of a differential current this architecture and the two-stage design shown in Fig. 8 is<br>output). The voltage operational amplifier is therefore pri-<br>that in Fig. 9 node X is a low-impe output). The voltage operational amplifier is therefore pri- that in Fig. 9 node *X* is a low-impedance node, and so the only marily intended for the implementation of closed-loop voltage high-impedance node in the circuit is node *Y*. Interestingly processing (or *voltage-mode*) circuits, and as a result most an-<br>the higher-frequency nondominant processing (or *voltage-mode*) circuits, and as a result most an-<br>alog circuits and systems have been predominantly voltage plifier has now become the dominant frequency pole of the driven. Since it is often desirable to maximize signal swings single-stage design, which leads to several advantages. while minimizing the total power consumption, voltage-mode circuits generally contain many high impedance nodes to min- 1. The frequency performance of the amplifier is extended.

A schematic of the classical two-stage voltage-feedback op-<br>erational amplifier is shown in Fig. 8, comprising a long-tail margin problem is shifted up in the frequency domain erational amplifier is shown in Fig. 8, comprising a long-tail margin problem is shifted up in the frequency domain.<br>
pair input stage, a second gain stage, and an output-voltage pair input stage, a second gain stage, and an output-voltage<br>
buffer to provide load-current drive capability. The amplifier<br>
structure in Fig. 8 has two internal high-impedance nodes,<br>
node X and node Y. These high-imped nant pole (i.e., at a lower frequency), and additional compen-<br>sation capacitance  $(C_0)$  is typically added at this node to fur-<br>very good as a result of the much smaller compensavery good as a result of the much smaller competition capacitance ( $C_P$ ) is typically added at this node to fur-<br>the much smaller compared the state of the ther reduce the dominant pole frequency, thus increasing the pole separation and improving phase margin (see Fig. 3). Any



conversion, high common-mode rejection, and voltage gain, while the



Figure 9 shows a typical simplified circuit schematic of a plifier has now become the dominant frequency pole of the

- ize the total current consumption.<br>A schematic of the classical two-stage voltage-feedback op-<br>tion in phase margin but simply means that the phase
	-
	-
	-

Clearly it is much more straightforward to develop a stable amplifier for high-frequency applications if it has essentially only one voltage gain stage; thus designers of high-frequency operational amplifiers generally opt for a single-gain-stage architecture.

For more details on the transistor-level design of voltage operational amplifiers, see Ref. 1.

**Current-Feedback Operational Amplifiers.** The current-feedback operational amplifier is a device that has emerged as a high-speed alternative to the voltage operational amplifier (4). The architecture of this device comprises a transresistance operational amplifier  $(R_T)$  with an additional input volt-**Figure 8.** Standard two-stage voltage operational amplifier architec-<br>ture. The input stage  $(Q_1, Q_2)$  provides differential-to-single-ended<br>conversion, high common-mode rejection, and voltage gain, while the be configur second stage  $(Q_3, Q_4)$  provides further voltage gain. The output-volt- conventional voltage operational amplifier, but with voltageage buffer provides load-current drive capability. sampling current feedback applied from the output back to



plifier, where  $CM_1$  and  $CM_2$  represent current mirrors.

the low-resistance input. The resulting closed-loop circuit has a bandwidth that is determined by the feedback resistor  $R_2$ ,<br>leaving  $R_1$  free to set the gain independently, and there is no<br>fixed gain-bandwidth product. As well as achieving closed-<br>loop bandwidth independent of clo The bias current of the input stage differential pair puts an **Gm-C Filters** upper limit on the slew rate of most voltage operational am-

 $1/(2\pi C_cR_2)$ . This closed-loop pole must be much lower in frequency than any parasitic poles within the circuit to maintain an acceptable phase margin and to ensure closed-loop stability.

Note that the architecture of Fig. 10 is highly symmetrical in that signal currents are carried by both *n–p–n* and *p–n–p* devices. This is in contrast to the traditional voltage operational amplifier architecture of Fig. 8, where signal currents flow through *n–p–n* devices only. Thus the current-feedback operational amplifier requires transistors of both polarities to **Figure 12.** Voltage-mode transconductor–capacitor  $(G_m - C)$  inteexhibit high-speed performance. This type of architecture has grator.



**Figure 11.** Connection of two ideal integrators to implement a second-order (biquadratic) filter.

only recently become commercially feasible with the development of complementary bipolar processes, which allow both **Figure 10.** Basic architecture of a current-feedback operational am-  $n-p-n$  and  $p-n-p$  transistors to be fabricated as high-speed plifier, where CM<sub>1</sub> and CM<sub>2</sub> represent current mirrors.

## **TRANSCONDUCTOR–CAPACITOR FILTERS**

upper limit on the slow rate of most volate operational am-<br>upper limit on the slow rate of most veloces operational amplifier there is There are three main methods for the implementation of IC politions; in the current-f





**Figure 13.** Negative feedback is applied around integrators  $(G_1, G_1)$  **Figure 15.** Equivalent current-mode  $G_m - C$  biquad filter. and  $(G_2, G_2)$  via transconductors  $G_3$  and  $G_4$  to implement a voltagemode  $G_m$ –*C* biquad filter.

current, and a capacitor, which integrates this current to pro-

 $A G<sub>m</sub>$ –*C* second-order filter can be implemented by inter- on the resulting dynamic range.<br>
interting two integrators as shown in Fig. 13. This circuit The literature available on high-frequency transconductor connecting two integrators as shown in Fig. 13. This circuit

a  $G_m-C$  integrator and biquad filter, respectively, since now active region and the metal oxide semiconductor field-effect<br>the input and output signals are represented by currents. The transistor (MOSFET) operating in the the input and output signals are represented by currents. The voltage transfer function of the circuit of Fig. 13 and the cur- resulting transconductance gain can thus be varied by changrent transfer function of the circuit of Fig. 15 are identical ing the device bias current. Differential BJT and MOSFET and are given by transconductor designs are shown in Figs. 18 and 19, respec-

$$
T_{\rm lp}(s) = V_{\rm lp}(s)/V_{\rm in}(s) = I_{\rm lp}(s)/I_{\rm in}(s)
$$
  
= 
$$
[G_1(s)G_2(s)]/[s^2C_1C_2 + sG_3(s)C_2 + G_2(s)G_4(s)]
$$
 (9)

$$
T_{\rm bp}(s) = V_{\rm bp}(s) / V_{\rm in}(s) = I_{\rm bp}(s) / I_{\rm in}(s)
$$
  
=  $[sG_1(s)C_2]/[s^2C_1C_2 + sG_3(s)C_2 + G_2(s)G_4(s)]$  (10)

essentially adjoint networks (8), then both circuits will exhibit frequency. For example, the linearity of a transconductor can<br>the same sensitivity to component variations. This transfer-<br>function equivalence also implies nonlinear characteristics of the constituent transconductors and capacitors. Although both filter circuits should theoretically exhibit the same small and large signal performance, various other important features such as power supply voltage and current, power consumption, and dynamic range, will differ between the two.



*I*in  $I_{\text{bp}}(x)$  $I_{\text{lp}}(y)$  $c_1 \sim c_2$ –*G*<sup>3</sup>  $-G<sub>4</sub>$  $G<sub>2</sub>$ *G*<sup>1</sup> *y x*

## **Transconductor Design Considerations**

shows a conventional  $G_m-C$  integrator, comprising a trans-<br>conductor, which converts an input voltage into an output upon the various characteristics of the transconductor emconductor, which converts an input voltage into an output upon the various characteristics of the transconductor em-<br>current, and a capacitor, which integrates this current to pro-<br>ployed. Two important performance criteri duce an output voltage.  $\qquad \qquad \qquad$  equivalent input noise, since both will have a major influence

simultaneously provides both low-pass and bandpass outputs. design is exhaustive (9), and we describe here simple generic The circuits shown in Figs. 12 and 13 are classified as *voltage-* examples purely for comparative purposes and not to present *mode* circuits, since input and output signals are represented a state-of-the-art design. The circuits of Figs. 16 and 17 show by voltage quantities. transconductors that exploit, respectively, the *V–I* character-Figures 14 and 15 show current-mode implementations of istics of the bipolar transistor (BJT) operating in the forward tively. The advantage of differential structures is that the linearity of the output signal is generally improved by the cancellation of even-order distortion terms.

Various attempts can be made to increase the linearity of the transconductors of Figs. 16 to 19. However since a tradeoff between linearity and speed or noise is common in transconductor design, a more linear transconductor is likely to Since the voltage-mode and current-mode biquad filters are possess a higher noise level and operate at a lower maximum<br>cosontially adjoint networks (8) than both circuits will ophibit frequency. For example, the linearity



**Figure 16.** A bipolar transistor (BJT) performs voltage-to-current conversion and thus may be used as a simple transconductor. However the resulting transconductance gain ( $G_m = I_C/V_T$ ) is linear only for small input signal levels, due to the exponential characteristics of

**Figure 14.** Current-mode transconductor–capacitor integrator. the BJT.



Figure 17. A single MOSFET may be also used as a simple transcon-<br>ductor. However the square-law V-I characteristics of the device<br>again result in a linear transconductance gain only for small input<br>signal levels [ $G_m = (2I$ 





**Figure 19.** Differential MOSFET transconductor for extended input **and Current-Mode Biquad Filters**

## **ANALOG INTEGRATED CIRCUITS 485**

 $G_m-C$  filters that employ simple open-loop transconductors such as those shown in Figs. 16 to 19 can operate at very high frequencies, but fairly high levels of output distortion result from the nonlinear operation of the active device. An ideal transconductor would exhibit a gain that remains constant regardless of the input voltage magnitude. In practice this is not the case; beyond a certain input signal level  $(V_{\text{max}})$  the transconductance gain will start to vary, and thus the output current is no longer linearly dependent on the input voltage. This will result in an amplitude-dependent transconductance

The dynamic range of a transconductor is defined as the difference between the maximum and minimum input signal levels that can be linearly processed by the transconductor (i.e.,  $DR = V_{max} - V_{min}$ ). The maximum input signal  $V_{max}$  is generally limited by large-signal distortion as outlined previously, while the minimum input signal  $V_{\text{min}}$  is generally limited by noise. Any transconductor can be represented as a noiseless device plus an equivalent input-referred noise voltage  $v_n$  and noise current  $i_n$ . These noise sources can be expressed as

$$
v_n^2 = F_V(kT\Delta\omega)/\pi G \tag{11}
$$

$$
i_n^2 = F_I(kT G \Delta \omega)/\pi \tag{12}
$$

where *k* is Boltzmann's constant, *T* is absolute temperature, *G* is the transconductance gain,  $F_V$  is the voltage noise factor, and  $F_I$  is the current noise factor. By neglecting any noise **Figure 18.** A differential stage extends the input linear range of the generated by the biasing circuitry, the values of  $G$ ,  $F_v$ , and simple BJT transconductor.<br> $F_l$  of the transconductors in Figs. 16 to 19 can be deri listed in Table 5. In Table 5,  $g_m$  represents the device transconductance,  $R_{\rm E}$  represents resistive emitter degeneration,  $R<sub>S</sub>$  represents resistive source degeneration, and  $\beta$  represents the bipolar transistor forward current gain. Note that for bipolar transistors, shot noise from the collector-base junction is assumed to be the dominant noise source and for MOS transistors, thermal channel noise is assumed to be the dominant noise source.

> The values given in Table 5 show that in all cases  $F_V$  is significantly larger than  $F<sub>I</sub>$ . For ease of analysis in the following sections we will restrict our interest only to transconductors that have equivalent noise sources that can be approximated by Eqs.  $(11)$  and  $(12)$ .

# **Comparison Between Voltage-Mode**

linear range. As shown in Ref. 10, the voltage-mode filter of Fig. 13 and the current-mode filter of Fig. 15 possess a comparable degree of

**Table 5. Voltage Noise Factor and Current Noise Factor of Various Transconductors**

Circuit		$F_V$	
Fig. $16$	$g_{\scriptscriptstyle \rm m}$		$1/\beta$
Fig. 17	$g_{\rm m}$		
Fig. 16 with $R_{\rm E}$	$1/R_{\rm E}$	$(1 + 2g_{\rm m}R_{\rm E})/(1 + g_{\rm m}R_{\rm E})$	$(1 + g_{\rm m} R_{\rm E})/\beta$
Fig. 17 with $R_{\rm s}$	1/R <sub>S</sub>	$(2/3)(2 + 3g_mR_s)/(1 + g_mR_s)$	
Fig. $19$	$g_{m1}$	$(8/3)(1 + g_{m3}/g_{m1})$	



Hence the main difference in dynamic range of both types of as a result of changes in the current levels. However, the volt-

mode  $G_m$ –*C* biquad filters, respectively, with transconductor  $(\partial V_{\text{BB}})$  due to changes in the transistor collector current  $(\partial I_c)$ . input-referred noise sources. None of the input-referred noise The limited voltage swings throughout the circuit means that sources in the voltage-mode filter topology will directly con- junction capacitors do not have to be significantly charged tribute to the output signal, and thus the bandwidth of the and discharged, and thus translinear circuits can often operoutput noise is shaped by the filter topology. This is, however, ate up to very high speeds, and additionally translinear cirnot the case for the current-mode filter, where the input-re- cuits generally avoid the problem of slew-rate limiting, which ferred noise source of transconductor  $(G_1)$  directly contributes occurs when a limited current is available to charge a node to the output signal, and thus this noise contribution is not capacitance. This freedom from ca shaped by the filter transfer function. Therefore the inte- the reasons for choosing to process signals in the currentgrated output noise of the current-mode biquad filter is typi- mode domain. An excellent treatment of translinear circuits cally much higher than its voltage-mode counterpart. can be found in Ref. 11.

priate figure of merit  $F_M$ , defined as

$$
F_{\rm M} = (\text{DR}\omega_{\rm o}^2)/P_{\rm Q}^2 \tag{13}
$$

where DR is the filter dynamic range,  $\omega_0$  is the operating frequency (i.e., speed), and  $P_{\mathbf{Q}}$  is the power consumption. This figure of merit is simply a measurement of the efficiency of the filter. It is shown in Ref. 10 that with respect to the figure of merit, the voltage-mode  $G_m-C$  biquad is the design with higher performance, due to the increase in DR for a given  $P_{\rm Q}$ .

## **TRANSLINEAR CIRCUITS**

## **The Bipolar Translinear Principle**

The translinear principle provides a simple and elegant method of realizing mathematical functions, with quite complex functions often implemented by a small number of transistors. Translinear circuits come close to true current-mode operation, since all input and output signals are in the form **Figure 20.** Voltage-mode  $G_m - C$  biquad filter with transconductor of currents, and the voltage swings within the circuit need not noise sources explicitly shown. be considered at all in order to analyze the circuit behavior. Obviously the relationship between the device current and junction voltage is fundamental to the operation of translinlinearity if identical transconductors are used in both circuits. ear circuits, and voltage swings within the circuit will occur filters lies in their noise performance. and age swings in translinear circuits are fairly small; these volt-Figures 20 and 21 show the voltage-mode and current- age swings are changes in base-emitter junction voltage capacitance. This freedom from capacitive slewing is one of

In order to compare the current-mode and voltage-mode The *translinear principle* was originally proposed in 1975 biquad filters, each filter can be represented by an appro- (12) and was formulated for bipolar transistors. The translin-



**Figure 21.** Current-mode  $G_m - C$  biquad filter with transconductor noise sources explicitly shown.



ear principle exploits the linear relationship between trans-<br>celled from Eq. (17), conductance  $(\partial I_C/\partial V_{BE})$  and collector current in a bipolar transistor.  $\sum \ln(I_{Cj}/J_{Sn}A_j) = \sum \ln(I_{Ck}/J_{Sp}A_k)$ 

$$
I_{\rm C} = I_{\rm S} \exp(V_{\rm BE}/V_{\rm T})
$$
\n(14)

$$
\partial I_{\rm C}/\partial V_{\rm BE} = (I_{\rm S}/V_{\rm T}) \exp(V_{\rm BE}/V_{\rm T}) = I_{\rm C}/V_{\rm T}
$$
 (15)

where  $I_c$  represents the collector current,  $I_s$  is the saturation current,  $V_{BE}$  is the base emitter junction voltage, and  $V_T$  is the thermal voltage.

number of forward-biased base-emitter ( $V_{\text{BR}}$ ) junctions are (assuming good transistor matching), and by taking antilogaconnected in a continuous loop. The transistors within the rithms, loop can be identified as clockwise (CW) or anticlockwise (ACW), depending on the direction of current flow through the junction. The transistors may be *n–p–n* or *p–n–p*, but the complete loop must satisfy the following conditions: Equation (20) is a statement of the bipolar translinear princi-

- 
- 

Consider a loop as shown in Fig. 22 where there are *j* **Common Translinear Circuits**  $n-p-n$   $V_{BE}$  junctions in each direction, and *k*  $p-n-p$   $V_{BE}$  junctions in each direction. Applying KVL around the loop means The translinear principle finds many applications in the area<br>that the sum of the clockwise junction voltages must be equal of real-time analog signal processing that the sum of the clockwise junction voltages must be equal of *real-time* analog signal processing and is particularly use-<br>to the sum of the anticlockwise junction voltages:<br>ful for implementing nonlinear functions suc

$$
(\sum V_{BEj} + \sum V_{EBk})_{CW} = (\sum V_{BEj} + \sum V_{EBk})_{ACW}
$$
 (16)

The terms on the left-hand side of Eq. (16) refer to clockwise **Two Quadrant Squarer.** Figure 23 shows a two-quadrant junctions, while the terms on the right-hand side refer to squarer circuit. A translinear loop is formed by devices *Q*1,



**Figure 23.** A two-quadrant translinear squaring circuit.

anticlockwise junctions. This notation will be preserved in all equations following. Equation (16) can be rewritten as

$$
V_{BE1} \n\begin{bmatrix}\nN \\
V_{BE1}\n\end{bmatrix}\n\sum V_{T} \ln(I_{Cj}/I_{Sn}) + \sum V_{T} \ln(I_{Ck}/I_{Sp})\n= \sum V_{T} \ln(I_{Cj}/I_{Sn}) + \sum V_{T} \ln(I_{Ck}/I_{Sp}) \quad (17)
$$

 $I_{C_i}$  and  $I_{C_k}$  represent the collector currents associated with the **Figure 22.** General translinear loop, containing *j n–p–n* base-emit-<br>respective *n–p–n* and *p–n–p*  $V_{BE}$  junctions within the loop.<br>*L*<sub>o</sub> and *L*<sub>o</sub> represent the *n–n–n* and *n–n–n* saturation curter junctions and *k p–n–p* base-emitter junctions in each direction.  $I_{\text{Sn}}$  and  $I_{\text{Sp}}$  represent the *n–p–n* and *p–n–p* saturation cur-<br>External currents may flow into or out of the loop at each junction represe External currents may flow into or out of the loop at each junction<br>rents and can be expressed in terms of saturation current<br>node.<br>densities  $(J_S)$  and emitter areas  $(A)$ ,  $I_{Sn} = J_{Sn}A$ ,  $I_{Sp} = J_{Sp}A$ . Assuming that all devices are at the same temperature and thus have the same thermal voltage, the  $V_T$  terms can be can-

$$
\sum \ln(I_{Cj}/J_{Sn}A_j) = \sum \ln(I_{Ck}/J_{Sp}A_k)
$$
  
\n
$$
= \sum \ln(I_{Cj}/J_{Sn}A_j) + \sum \ln(I_{Ck}/J_{Sp}A_k)
$$
(18)  
\n
$$
\left[(J_{Sn})^j (J_{Sp})^k\right]^{-1} \ln \prod_{j,k} \{(I_{Cj}I_{Ck})/(A_jA_k)\}
$$
  
\n
$$
= [(J_{Sn})^j (J_{Sp})^k]^{-1} \ln \prod_{j,k} \{(I_{Cj}I_{Ck})/(A_jA_k)\}
$$
(19)

The translinear principle applies to circuits in which a The  $J_{S_n}$  and  $J_{S_p}$  terms will cancel from both sides of Eq. (19)

$$
\prod (I_{\text{C}j}I_{\text{C}k})/(A_jA_k) = \prod (I_{\text{C}j}I_{\text{C}k})/(A_jA_k)
$$
(20)

ple: in a translinear loop, the product of the clockwise junc-1. The number of CW  $n-p-n$   $V_{BE}$  junctions is equal to the tion current densities is equal to the product of the anticlocknumber of ACW  $n-p-n$   $V_{BE}$  junctions.<br>The number of CW  $n$ ,  $n \times V$ , junctions is equal to the fundamentally insensitive to temperature and process param-2. The number of CW  $p-n-p$   $V_{BE}$  junctions is equal to the<br>number of ACW  $p-n-p$   $V_{BE}$  junctions.<br>ters, but relies on the tight matching of transistors within<br>the translinear loop. The translinear principle is thus a tech-If these conditions are satisfied, then there must be an even not be achieved with discrete devices.<br>number of  $V_{BE}$  junctions within the loop.

ful for implementing nonlinear functions such as vector sum and difference, multiplication, and division. A number of useful nonlinear functions are outlined in the following section.



priate device collector currents, we obtain the same as Eq.  $(26)$ :

$$
(1+X)^2 I_0^2 = I_{C3} I_{C7}
$$
\n
$$
(21)
$$
\n
$$
I_{C1} I_{C2} = \frac{I_{C4}}{2}
$$

A second translinear loop is formed by devices *Q*4, *Q*5, *Q*6, and  $Q_7$ , where  $I_{C5}I_{C6} = I_{C4}I_{C7}$ , and thus: Substituting the appropriate device currents gives the result:

$$
(1 - X)^2 I_0^2 = I_{C4} I_{C7}
$$
\n
$$
(22) \qquad I_Z = (I_X^2 + I_Y^2)^{1/2}
$$
\n
$$
(35)
$$

$$
I_{\rm C4} = 2I_0 - I_{\rm C3} \tag{23}
$$

$$
I_{\rm C7} = (1+X^2)I_0 \eqno(24)
$$

$$
I_{\text{out}} = I_{\text{C7}} - I_0 = X^2 I_0 \tag{25}
$$

 $Q_2$ ,  $Q_1$ ,  $Q_4$ , and  $Q_5$  form a translinear loop where  $Q_4$  and  $Q_5$ 

$$
I_{C1}I_{C2} = \frac{I_{C4}}{2} \frac{I_{C5}}{2} \tag{26}
$$

$$
I_{\rm C4} = I_{\rm C5} = I_{\rm Z} \tag{27}
$$

$$
I_{C1} = (I_X - I_{C3}) = (I_X - I_{C2})
$$
\n(28)

$$
I_{C2} = I_{C1} + I_{Y} = (I_{X} - I_{C2}) + I_{Y}
$$
 (29)

$$
I_{\rm C2}=I_{\rm C3} \eqno(30)
$$

Combining Eqs. (26)–(30) gives

$$
I_{C2} = (I_X + I_Y)/2 \quad \text{and} \quad I_{C1} = (I_X - I_Y)/2 \tag{31}
$$

$$
\left(\frac{I_X - I_Y}{2}\right)\left(\frac{I_X + I_Y}{2}\right) = \frac{I_Z^2}{4}
$$
\n(32)

$$
I_Z = (I_X^2 - I_Y^2)^{1/2} \tag{33}
$$

Equation (33) demonstrates that this circuit calculates the vector difference of two input signals. To implement a vector **Figure 26.** Four-transistor translinear loop used to multiply two insum, the output current should be exchanged with one of the put current signals  $I_X$  and  $I_Y$ .



**Figure 24.** Vector sum circuit. **Figure 25.** Vector sum circuit.

 $Q_2, Q_3$ , and  $Q_7$ , where  $I_{C_1}I_{C_2} = I_{C_3}I_{C_7}$ . Substituting the appro- inputs as shown in Fig. 25. The translinear loop expression is

$$
I_{C1}I_{C2} = \frac{I_{C4}}{2} \frac{I_{C5}}{2} \tag{34}
$$

$$
I_Z = (I_X^2 + I_Y^2)^{1/2} \tag{35}
$$

Also by inspection: Equation (35) describes a vector sum calculation.

*Analog Mixers and Multipliers. A very important commercial* application of the translinear principle is in the implementation of analog multipliers, since these circuits are embedded in many analog IC systems. Applications include automatic Combining Eqs. (21)–(24) gives gain control, frequency conversion, modulation and demodulation. Figure 26 shows a basic analog multiplier cell, with differential input currents  $(1 + X)I_X$  and  $(1 - X)I_X$ . *X* thus represents the input signal modulation on a fixed bias cur-**Vector Sum and Difference.** Referring to Fig. 24, devices rent  $I_X$ . Differential output currents  $(1 + Y)I_Y$ ,  $(1 - Y)I_Y$  are  $Q_1$ .  $Q_2$ ,  $Q_3$ ,  $Q_4$ , and  $Q_5$  form a translinear loop where  $Q_4$  and  $Q_5$  taken from th have double the emitter area of  $Q_1$  and  $Q_2$ , thus: a current source  $2I_Y$ . Applying the translinear principle to this circuit, we may write:

$$
\frac{C_5}{2} \t\t (26) \t\t I_{C1}I_{C2} = I_{C3}I_{C4} \t\t (36)
$$

The device currents can be obtained as Neglecting base currents within the circuit leads to

$$
I_{C4} = I_{C5} = I_{Z}
$$
\n
$$
I_{C1} = (1+X)I_{X}, I_{C2} = (1-Y)I_{Y}, I_{C3} = (1-X)I_{X}, I_{C4}
$$
\n
$$
I_{C1} = (I_{Y} - I_{C2}) = (I_{Y} - I_{C3})
$$
\n
$$
(28) = (1+Y)I_{Y}
$$
\n
$$
(37)
$$





**Figure 27.** Basic switched-current memory cell.

Combining Eqs. (36) and (37) leads to the result: **SWITCHED-CURRENT PROCESSING**

$$
X = Y \tag{38}
$$

$$
A_{I} = [(1+Y)I_{Y}]/[(1+X)I_{X}] = I_{Y}/I_{X}
$$
(39)

$$
I_{\rm C5}=(1+X)I_Q,\,I_{\rm C6}=(1-X)\,I_{\rm Q}\qquad \qquad (40)
$$

where *X* is proportional to  $V_B$ . The collector currents of tran-<br>technology is traded for digital process technology. sistors  $Q_1 - Q_4$  are controlled by the input voltage  $V_A$ , thus **The Switched-Current Approach** 

$$
I_{C1} = (1+Y)I_{C5}, I_{C2} = (1-Y)I_{C5}, I_{C3} = (1-Y)I_{C6}
$$
  

$$
I_{C4} = (1+Y)I_{C6}
$$
 (41)

current is a typical mixed-mode integrated circuit contains primarily

$$
I_{\rm O1}-I_{\rm O2}=(I_{\rm C1}+I_{\rm C3})-(I_{\rm C2}+I_{\rm C5})=(XY)I_Q \qquad (42)
$$

On-chip analog interface circuits are generally a costly part of an IC generally because the cost of inclusion of analog com-If  $I_Y$  is also a fixed bias current, then the currents in the inner ponents on primarily a digital process technology is high. In pair of transistors are an exact replica of the currents in the recent years the quest for pair of transistors are an exact replica of the currents in the recent years, the quest for ever smaller and cheaper electronic outer pair. The current gain  $A_i$  is determined by the ratio of systems has led manufacturers outer pair. The current gain  $A_I$  is determined by the ratio of systems has led manufacturers to integrate entire systems input and output quiescent bias current levels, since onto a single chin. It is now becoming common onto a single chip. It is now becoming common to find that a single mixed analog and digital (mixed-mode) IC contains both a digital signal processor and all the analog interface

In this case, the circuit of Fig. 26 is acting as a constant gain<br>
circuits required to interact with its external analog transduceell. If the "tail" current  $I_y$  is also varied, then a multiplication error and enosings i con digital CMOS process. In one technology analog precision is traded for digital precision, and in the other analog process

While mixed-mode integrated circuits are advantageous from both economic and systems design viewpoints, combining both analog and digital circuits on a single chip makes the circuit where *Y* is proportional to  $V_A$ . Thus the differential output design and simulation process considerably more complex. As digital circuits, it is natural that the processing technology be tailored to optimize digital performance. Traditionally, the switched-capacitor technique has been employed extensively The multiplication of two input voltages is thus achieved. in the analog interface portion of mixed-mode designs such as



submicrometer range. This trend towards submicrometer protonuol times to flow during  $\phi_{1b}$ , that is, it is memorized via the non-<br>cesses is also leading to reduced power supply voltages, which linear  $C_{6S}$ .<br>In turn m nently suited to exploiting pure digital technology for  $\Sigma - \Delta$  allow an in-<br>modulator implementation, for example. Furthermore, the errors (18). SI technique, as the name implies, operates with current samples and so voltage excursions are limited, leading to the potential for high-speed low-voltage operation. The signal-to-noise ratio may be a problem due to low-voltage excursions, but if the structure is placed within an environment that can tolerate this performance, then the approach is acceptable.

**SI Memory Cell.** The basis of the SI integrator is the memory cell. The idea on which the switched-current memory cell is based is that an MOS transistor requires no gate current in order to maintain a constant flow of current between its drain and source terminals. The first application of this idea seems to date back to 1972 and was that of storing the current generated by a photodiode (16). However, its use as a discrete time analog signal processing technique is more recent. The basic element of the technique is the so-called switched-current memory (15) or current copier cell, shown in Fig. 27, which functions as a simple current track-and-hold element.

During phase  $\phi_1$  the input current  $i_i$  adds to bias *J*; transistor  $M_1$  is connected as a diode and so its gate-source capacitance charges up to the  $V_{\text{GS}}$  due to  $i_i$ . During phase  $\phi_2$ ,  $M_1$ 's gate-source capacitance stores the value of  $V_{GS}$  and so maintains a drain current output equal to the original input. The cell is essentially acting as a half-wave discontinuous current mirror, or a simple current sample-and-hold analog delay. What has been effectively realized is a half delay  $z^{-1/2}$ ; a cascade of two memories gives a full delay, and with feedback a difference equation is formed to give integration following the classical *z* transformation.

Much work can be found in the literature (15) on cell performance optimization, in particular, minimizing errors, which in a sense is equivalent to maximizing voltage gain in an operational amplifier used in SC applications. Note that in the memory cell the function of the gate capacitance is to store charge and not transfer charge as in SC techniques. Hence the capacitor can be nonlinear; for this reason single polysilicon technology can be employed.

Figure 28 shows the recently introduced high-performance two-step switched-current (so-called S<sup>2</sup>I) memory cell and the **Figure 28.** (a) Two-step memory cell (17); (b) clock waveforms. clock waveforms proposed in Ref. 17. The basic idea is that during phase  $\phi_{1a}$  the coarse memory transistor  $M_1$  is connected as a diode and samples the input while the fine memdata converters. The second layer of polysilicon required is<br>not required in pure digital signal processing and may even<br>become unavailable as process dimensions shrink to the deep<br>submicrometer range. This trend towards



Figure 29. Cascaded S<sup>2</sup>I memory cell.



Figure 30. Memory current error versus sampling frequency. tion of

To reduce the effects of channel length modulation a cas-<br>caded version of the memory cell is shown in Fig. 29. A simu-<br>ated performance of the cell based upon parameters of a 0.8 the transfer becomes  $\mu$ m CMOS technology and HSPICE is shown in Fig. 30. The curve shows percentage error in cell current versus clock frequency. A maximum error in output current of  $-0.18\%$  is achieved over an input signal range of  $\pm 50$   $\mu$ A. The error remains constant up to a clock frequency of 50 MHz, beyond which is the midpoint transformation of a continuous-time which the error begins to rise quite rapidly. Trade-offs have noninverting lossless integrator.<br>to be made among speed, accuracy, dynamic range, noise, etc., similar to those in SC circuits (19). When designing the cas- **GaAs Memory-Cell Development** caded cell various procedures can be employed. The following design procedure can be adopted for optimizing cell perfor-<br>manimally circuits implemented in gallium arsenide tech-<br>mance (20); the optimization is in an approximate priority or-<br>nology have proved to be capable of higher mance (20); the optimization is in an approximate priority or-<br>der. Note that  $V_{dd}$  = supply voltage,  $L_x/W_x$  refers to gate than their silicon counterparts due to the lower parasitic eleder. Note that  $V_{dd}$  = supply voltage,  $L_x/W_x$  refers to gate than their silicon counterparts due to the lower parasitic ele-<br>length and width of device  $M_x$ ,  $R_{on}$  represents the switch "on" ments associated with the pr resistance,  $V_{ds}$  = drain–source voltage. electron mobility of the MESFET.

- age.
- 2. Choose  $L_1$  and  $L_2$  close to minimum size to obtain the fastest settling.
- 3. Set the appropriate bias current by setting  $M_2$  and adjust  $M_1$ 's width to satisfy the condition  $g_{m1} = g_{m2}$ .
- 4. Design the switch such that  $1/R_{on}C_{GS}$  is not the dominant pole. Use the minimum length and an aspect ratio of about 4.
- 5. Choose  $L_7 = L_9$  and  $L_1 = L_2$  for balance.
- 6. Adjust the widths of cascade transistors  $M_7$  and  $M_9$  to minimize the  $V_{ds}$  variations  $M_1$  and  $M_2$ , while adjusting  $V_{B1}$  and  $V_{B2}$  to ensure the devices are saturated for  $I_{\text{in}} = \pm I_{\text{in max}}$ .
- 7. Choose  $L_5$  = minimum size and  $(W/L)_5$  = 25 to get a good trade-off between on-resistance and stray capacitance.
- 8. Finally adjust the width of  $M_1$  and  $M_2$  to get critically damped behavior, giving close to optimum settling performance.

Probably the most attractive performance potential for the SI memory is that of speed at low voltage, and several detailed chapters almost entirely devoted to enhanced SI memory performance can be found in Ref. 15. In memory-cell de- **Figure 31.** Lossless integrator.

sign, transistor sizing is a very important procedure and many judicious decisions have to be made.

**Switched-Current Integrator.** A lossless integrator can be easily realised by introducing a feedback loop around a delay cell as shown in Fig. 31. Essentially two memory cells are cascaded to form a delay, and the output of the second is fed back to the input of the first. The integrator output  $i_{\text{out1}}$  is formed by copying the current in the  $M_3$ – $M_4$  branch, and this Clock frequency (MHz) gives a noninverting output with a forward Euler transforma-

$$
H_{\rm n}(z) = \frac{i_{\rm out1}(z)}{i_{\rm in}(z)} = \frac{\alpha z^{-1}}{1 - z^{-1}}\tag{43}
$$

$$
H_{\rm i}(z) = \frac{i_{\rm out1}(z)}{i_{\rm in}(z)} = \frac{\alpha z^{-1/2}}{1 - z^{-1}}\tag{44}
$$

ments associated with the process combined with the higher

A first-generation GaAs MESFET switched-current mem-1. Choose  $V_{ref}$  close to  $V_{dd}/2$ , where  $V_{dd}/2$  is the bias volt- ory cell was proposed in Ref. 21. The main problem with this





**Figure 32.** GaAs MESFET S<sup>2</sup>I memory cell (22).  $V_{ss}$ 

first-generation GaAs MESFET memory cell (Fig. 12), used in the previous GaAs modulator design is that it exhibits of forward and backward Euler and feed-forward inputs and<br>a degree of nonlinearity under large-signal conditions that realized in GaAs MESFET memory cells is shown will introduce offset, gain error, and distortion components For simplicity, only general second-generation cells are shown<br>to the signals. The operation of the first-generation cell is in the circuit. It can be seen that also sensitive to the device mismatch, which is relatively large in GaAs MESFET technology. Therefore, a memory large in GaAs MESFET technology. Therefore, a memory grator, the level-shifting stages for the coarse and fine cells<br>cell with better linearity and lower process sensitivity needs can be shared respectively in the same way cell with better linearity and lower process sensitivity needs can be shared, respectively, in the same way by the two cell<br>to be developed.

**Second-Generation Two-Step GaAs Cell.** Although techniques such as dummy switches and differential circuits have been used to reduce charge injection, they can only partially cancel the errors. The S<sup>2</sup>I CMOS memory cell, which uses a tive. However, the S<sup>2</sup>I scheme used in CMOS cells cannot be transistor aspect ratios. duplicated directly in GaAs MESFET cells since *p*-channel Simulations of the S<sup>2</sup>I current memory cell were performed MESFETs are not available. Here we show a modified  $S<sup>2</sup>I$  cell that suits a GaAs MESFET realization (22). The cell and the showed that the THD was less than 0.<br>clock waveforms are shown in Fig. 32. Due to the Schottky functions with a clock rate up to 1 GHz. clock waveforms are shown in Fig. 32. Due to the Schottky diode gate, a GaAs MESFET cannot be connected as a diode as in the case of a CMOS second-generation memory cell. This **I Simulation of the S<sup>2</sup>I Cell: Clock Scheme and Clock Signals.** The problem can be solved by using a diode chain and a current following three-phase clock sc problem can be solved by using a diode chain and a current source to shift the input dc level down to a value which is low  $S<sup>2</sup>I$  cell. Phases  $\phi_{1ax}$  (Fig. 34) and  $\phi_{1bx}$  are shortened versions enough to avoid gate conductance while the difference be- of phases  $\phi_{1a}$  and  $\phi_{1b}$  used to control the equivalent transistor<br>tween the input and gate voltage keeps the memory FET in switches in the S<sup>2</sup>I cell of Fi tween the input and gate voltage keeps the memory FET in switches in the S<sup>2</sup>l cell of Fig. 28 to ensure that the currents<br>saturation as shown in Fig. 32. Since the diode-current source are stored properly in the memory tr saturation as shown in Fig. 32. Since the diode-current source are stored properly in the memory transistors before the next<br>branch is only used as biasing the current can be designed to phase is entered. As can be seen f branch is only used as biasing, the current can be designed to be quite small. Instead of using a *p*-channel transistor as a does not go low before  $\phi_{\text{lar}}$  has reached 0 V. This is slightly fine memory the cell uses two identical *n*-channel memory restrictive, but for simplicity cells  $T_1$  and  $T_2$ , which function as coarse and fine memories, respectively. During phase  $\phi_{1a}$ , the coarse memory  $T_1$  samples the input in the same way as a normal second-generation cell. During  $\phi_{1b}$ , the fine-memory cell samples the difference between the input and the memorized input by  $T_1$ , which is the signal-dependent error current. During the output phase  $\phi_2$ , the input current is disconnected and the output is formed by the difference in current between the two memories, which to first order will be identical to the input current since the error has been subtracted.

A potential advantage of the modified S<sup>2</sup>I memory cell over the conventional S<sup>2</sup>I memory cell is that more fine cells can be cascaded to further cancel the residual error if the firstorder cancellation is not enough.

Time **Generalized Second-Generation GaAs Integrator.** <sup>A</sup> generalized switched-current integrator made from the superposition **Figure 34.** Clock scheme.



**Figure 33.** Generalized GaAs MESFET switched-current integrator.

in the circuit. It can be seen that the level shifting stage is shared by the two cells. If the  $S<sup>2</sup>I$  cells are used in the intestages. The transfer function of the integrator is given by

$$
i_{\text{out}}(z) = \frac{A_1 z^{-1}}{1 - B z^{-1}} i_1(z) - \frac{A_2}{1 - B z^{-1}} i_2(z) - \frac{A_3 (1 - z^{-1})}{1 - B z^{-1}} i_3(z)
$$
\n(45)

two-step cancellation scheme, has proved to be the most effec- where  $A_1$ ,  $A_2$ ,  $A_3$ , and  $B$  are scaling factors determined by tive. However the S<sup>2</sup>I scheme used in CMOS cells cannot be transistor aspect ratios.

to analyze the total harmonic distortion (THD). Results showed that the THD was less than 0.05%, and the circuit

fine memory, the cell uses two identical *n*-channel memory restrictive, but for simplicity it should be acceptable. In addi-<br>cells *T*, and *T*<sub>s</sub> which function as coarse and fine memories tion to the clocks shown in th



## **ANALOG INTEGRATED CIRCUITS 493**



**Figure 35.** First-order  $\Sigma - \Delta$  modulator.

 $\phi_{1a}$  and  $\phi_{1b}$  were used to control the charge-injection cancella-

Switched circuits often make use of many different clock (root mean square) input signal power. Since the actual sam-<br>signals for controlling switches. To be able to vary the clock pling is done inside the ADC loop, then n frequency without changing tens of numbers, the SPICE caused by clock jitter may prove to be a non-negligible source<br>PARAM OPTION should be used.

In summary the principal advantages of using SI tech- error term summed before the input of the integrator to be niques is the compatibility with the on-chip DSP and thus  $r(t) - r'(t - \alpha t)$  where  $\alpha t$  is a random variable th

## **Sampling Delay Jitter and**  $\Sigma - \Delta$  **Converters**

Oversampling converters have become popular for high-resolution data conversion because they tolerate relatively impre- **BIBLIOGRAPHY** cise analog circuits. As with switched currents most of the processing makes use of a technology where fine-line very- 1. K. Laker and W. Sansen, *Design of Analog Integrated Circuits* large-scale integrated (VLSI) digital circuits can be realized. *and Systems,* New York: McGraw-Hill, 1994. Its noise-shaping property is very well suited for signal pro- 2. B. D. H. Tellegen, *La Recherche pour una Série Complete d'Elé*cessing applications. So far, to facilitate the very-high-fre-<br>
ments de Circuit Ideaux Non-Lineáries, Rendiconti-Seminario<br>
Matematico e Fisico di Milano, 1954, Vol. 25, pp. 134–144. quency sampling, oversampling modulators such as  $\Sigma - \Delta$  con-<br>verters have been mostly used for relatively low-frequency 3. H. J. Carlin, Singular network elements, IEEE Trans. Circuit verters have been mostly used for relatively low-frequency 3. H. J. Carlin, Singular network entitled and *Iheory*, **CT-11**: 67–72, 1964. applications, such as voice telephony. However, recently the Theory, CT-11: 67–72, 1964.<br>
frequency range has increased to the megahertz hand for 4. D. Bowers, A Precision Dual Current-Feedback Operational Amfrequency range has increased to the megahertz band for 4. D. Bowers, A Precision Dual Current-Feedback Operational Am-<br>wireless applications. With an oversampling ratio  $(f, f, f)$  plifier, Proc. IEEE Bipolar Circuits Techn wireless applications. With an oversampling ratio  $(f_{\text{sample}}/f_{\text{signal}})$  plifier, *Pro*<br>of 956, this translates to a sampling fractionary in the give of 256, this translates to a sampling frequency in the giga-<br>hertz range. At this frequency a major concern is the integrity  $\frac{5}{2}$ . R. Schaumann, M. S. Ghausi, and K. R. Laker, Design of Analog hertz range. At this frequency a major concern is the integrity<br>
of B. R. Schaumann, M.S. Ghausi, and K. Laker, Design of Analog<br>
of the sampling clock. Current, Schaumann inters at around a few piccoseconds,<br>
cliffs, NJ:

resamples the signal at a lower frequency equal to the Ny-<br>quist rate. The input to the integrator is the difference be-<br>12. B. Gilbert, Translinear circuits: A proposed classification, *Elec*-<br>12. B. Gilbert, Translinear tween the input signal  $x(t)$  and the quantized output value *tron. Lett.*, **11**: 14–16, 1975.<br>  $y(n)$  converted back to the predicted analog signal  $x'(t)$ . For  $\frac{12}{1}$ , Lett., **11**: 14–16, 1975.  $y(n)$  converted back to the predicted analog signal  $x'(t)$ . For 13. J. C. Candy and G. C. Temes, Oversampling Delta-Sigma Data<br>an ideal digital-to-analog converter (DAC) and negligible de-<br>Converters: Theory, Design, and lays in the circuit, this difference input signal  $x(t)$  and the 1992. feedback analog signal *x*(*t*) are equal to the quantization er- 14. C. Toumazou, F. J. Lidgey, and D. G. Haigh (eds.), *Analog IC* ror. The net effect of the feedback loop structure is that it *Design: The Current-Mode Approach,* London: Peregrinus for preferentially acts as a low-pass filter of the signal and a IEE, 1990.

high-pass filter of the quantization noise. The resultant output spectrum has a shaped quantization noise that is moved out of the pass band. A number of modulators can be cascaded to achieve higher-order noise shaping. For example, a twostage modulator will give a signal-to-noise ratio of ideally

$$
SNR_{dB} = 20 \log_{10} \left( \frac{in_{rms}}{n_{0\text{(output)}}} \right) = \frac{\frac{\Delta/2}{\sqrt{2}}}{\frac{\Delta}{\sqrt{12}} \frac{\pi^2}{\sqrt{5}} \left( \frac{2}{OSR} \right)^{5/2}} = \frac{30}{2\pi^2} \left( \frac{2}{OSR} \right)^{-5/2}
$$

tion transistors.<br>
Switched circuits often make use of many different clock (root mean square) input signal nower. Since the actual sampling is done inside the ADC loop, then nonuniform sampling RAM OPTION should be used.<br>In summary the principal advantages of using SI tech-<br>error term summed before the input of the integrator to be  $x(t) - x'(t - \alpha t)$  where  $\alpha t$  is a random variable that is probaeconomical advantages of utilizing a standard digital VLSI bly Gaussian distributed due to the central limit theorem.<br>The delay itter caused here is in addition to any random de-The delay jitter caused here is in addition to any random delays that may occur in the DAC. Together, the total delay is **– Converters** a source of potential instability.

- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 

## **494 ANALOG PROCESSING CIRCUITS**

- 15. C. Toumazou, J. B. Hughes, and N. C. Battersby (eds.), *Switched Currents: An Analog Technique for Digital Technology,* London: Peregrinus for IEE, 1993.
- 16. X. Matsuzaki and X. Kondo, Information holding apparatus, U.K. Patent No. 1359105, 10 July 1974.
- 17. J. B. Hughes and K. Moulding,  $S^2I$ : A switched-current technique for high performance, *Electron. Lett.,* **29**: 1400–1401, 1993.
- 18. C. Toumazou and S. Xiou, *N*-step charge injection cancellation scheme for very accurate switched current circuits, *Electron. Lett.,* **30** (9): 680–681, 1994.
- 19. P. Shah and C. Toumazou, Trading speed for dynamic range in switched-current circuits, *Proc. IEEE ISACAS,* London, 1994.
- 20. G. E. Saether, High speed Sigma Delta modulator: The switchedcurrent approach, Internal Project, Imperial College and Norwegian Institute of Technology.
- 21. C. Toumazou, N. C. Battersby, and M. Punwani, GaAs Switched-Current Techniques for Front-End Analog Signal Processing Applications, *Proc. IEEE Midwest Symp. Circuits Syst.,* Washington, DC, August, 1992.
- 22. S. Xiou and C. Toumazou, Second generation single and two-step GaAs switched-current cells, *Electron. Lett.,* **30** (9): 681–683, 1994.
- 23. Y. C. Jenq, Digital spectra of nonuniformly sampled signals: Theories and applications—Measuring clock/aperture jitter of an A/D system, *IEEE Trans. Instrum. Meas.,* **39**: 969–971, 1990.

## *Reading List*

- K. T. Chan, A GaAs Delta-Sigma modulator for oversampled A/D converters, Ph.D. Dissertation, UCLA, 1991.
- S. J. Daubert and D. Vallancourt, A transistor-only current-mode  $\Sigma$ modulator, *IEEE J. Solid-State Circuits,* **27** (5): 1992.
- J. Mun (ed.), *GaAs Integrated Circuits,* Boston: BSP Professional Books, 1988.
- C. Toumazou and D. G. Haigh, Design of GaAs operational amplifiers for analog sampled-data applications, *IEEE Trans. Circuits Syst.,* **37**: 922–935, 1990.
- C. Toumazou and D. G. Haigh, Cross-Coupled GaAs MESFET Circuits for Potential MMIC Applications, *Proc. IEEE Symp. Circuits Syst.,* 1991.
- H. Traff, Novel approach to high speed CMOS current comparators, *Electron. Lett.,* **28**: 310–312, 1992.

ALISON PAYNE CHRISTOFER TOUMAZOU Imperial College of Science, Technology, and Medicine

**ANALOG MULTIPLIERS.** See MULTIPLIERS, ANALOG.