Many applications, in particular computer caches, require The combination of bipolar and CMOS transistors in memories that combine both high capacity and high speed. BiCMOS processes permits a large variety of circuit tech-Traditionally, metal–oxide–semiconductor (MOS) memories niques as shown in Fig. 1. CMOS transistors, or field-effect have provided suitable capacity at low speeds, while bipolar transistors (FETs), whose current drive is proportional to the memories have provided high speed but at lesser capacities square of the input voltage, rely on full-rail voltage swings for and usually significantly higher power (see BIPOLAR MEMORY optimal performance. Most BiCMOS circuit families, such as CIRCUITS). By adding a high-performance bipolar transistor to BiCMOS, merged (mBiCMOS), and BiNMOS, are constructed a complementary metal–oxide–semiconductor (CMOS) pro- by replacing or complementing one or more of the final drive cess, the bipolar complementary metal–oxide–semiconductor FETs with a bipolar transistor (see BICMOS LOGIC CIRCUITS). (BiCMOS) static random-access memories (SRAMs) were de- The BiCMOS variations attempt to improve on the basic veloped to have the density of CMOS SRAMs, yet the high BiCMOS gate, whose reduced output swing limits its perfor-

using CMOS memory cells, which have superior stability, gates can be much faster than CMOS gates because the bipolower susceptibility to alpha-particle-induced soft errors, lar transistor has a larger transconductance ( $g_m$ ) than a FET much lower static power dissipation, and significantly smaller with a similar input capacitance, i.e., a larger current-drive size than bipolar cells (see SRAM CHIPS). Bipolar or bipolar/ capability. Collectively we refer to these BiCMOS circuit fam-CMOS periphery circuitry provides the high speed of bipolar ilies as ''CMOS BiCMOS'' because of the similarity to CMOS SRAMs by borrowing and expanding on their high-speed cir- of the gates and voltage levels. cuit techniques. Finally, input/output (I/O) in high-speed In contrast to FETs, bipolar transistors, whose current stand-alone nonregistered SRAMs can account for nearly half drive is exponential with input voltage, are better suited to of their access time. Bipolar transistors and emitter-coupled current steering logic families such as ECL. These gates rely logic (ECL) voltage levels can reduce this I/O penalty signifi- on the superior sensing capability of bipolar transistors, both cantly in BiCMOS SRAMs (see EMITTER-COUPLED LOGIC and better transconductance and better matching, than CMOS

be weighed against their costs. The additional complexity of of bipolar transistor, the *n*–*p*–*n* (see CURRENT-MODE LOGIC and BiCMOS processes over either CMOS or bipolar processes in- EMITTER-COUPLED LOGIC). ECL circuits are typically faster creases final parts costs both directly and indirectly, because than CMOS or CMOS BiCMOS circuits because of the reof reduced yield. Furthermore, since BiCMOS is a niche mar- duced voltage swing they must drive and the minimal delay ket, development costs are higher than for CMOS, which, for penalty for complex gates. BiCMOS designs with ECL are example, can amortize fabricating equipment costs over a aptly referred to as "ECL BiCMOS." much larger market. In addition, power consumption in ECL requires a minimum supply voltage,  $V_{\text{subv}}$ , that is in-BiCMOS SRAMs often grows faster than performance in- dependent of process scaling. For conventional three-level se-

creases, hence the speed advantages must often be throttled back to meet system power requirements. Consequently, clever power-saving circuit techniques become mandatory to reap the speed improvements of BiCMOS.

Scaling, from lithography and processing improvements, fuels the semiconductor industry by increasing functionality, capacity, and performance with every succeeding generation, while simultaneously lowering costs. CMOS transistors, having a lateral structure, benefit more from scaling than the vertical bipolar transistor, and they are rapidly approaching the raw speed of bipolar transistors. Optimal performance scaling also dictates voltage reduction, which is problematic in BiCMOS circuit design because of the fixed  $V_{be}$  turn-on voltage of the bipolar transistor. (Note that the  $V_{\rm bc}$  voltage actually increases slightly as bipolar transistors scale, reaching 0.8 V for submicrometer devices.) Though less obvious, the bipolar transistor saturation voltage ( $V_{\text{ce, sat}} \approx 0.4 \text{ V}$ ) also limits BiCMOS voltage scaling because of the higher low-level output of the CMOS BiCMOS buffer and the minimum ECL current-source voltage drop. Supply voltages for CMOS circuits have reduced from 5 V to 3.3 V to 2.5 V in the quartermicron generation, and they will further reduce to 1.8 V and smaller in future generations. Since power dissipation in CMOS scales as the square of the supply voltage, CMOS performance improves and power dissipation decreases with scaling. Bipolar transistor scaling, however, is slowed because of **BICMOS MEMORY CIRCUITS** higher voltage requirements and thus little power dissipation reduction is possible from process improvements.

speed of bipolar SRAMs. The mance as supply voltages scale (1). For supply voltages BiCMOS memories achieve CMOS memory capacities by greater than 3 V and when heavily loaded, these BiCMOS

TRANSISTOR-TRANSISTOR LOGIC). transistors. ECL gates have small voltage swings of typically Unfortunately, the advantages of BiCMOS SRAMs must around 550 mV single-ended, and only require a single type



of BiCMOS memories.

$$
V_{\text{supply}} > 4V_{\text{be}} + 2V_{\text{swing}} + V_{\text{ce,sat}} \approx 4.7 \text{ V}
$$
 (1)

tion is not required. Thus, with 5 V CMOS, conventional over time.

three-level series-gated ECL and CMOS circuits can directly share supplies. However, the ECL-to-CMOS level conversion is slow because of the large voltage gain required. To share supplies in the 3.3 V CMOS generation, the ECL circuits must be limited to a modified two-level series-gated approach. Alternatively, a split supply with 5 V ECL and 3.3 V CMOS is possible, with the lower voltage either supplied externally or generated internally. Past the 3.3 V CMOS generation, mixed-supply circuits become necessary. Typically for ECL BiCMOS, the CMOS is referenced to the lower ECL supply  $(2, 3)$  because the  $n-p-n$  transistor cannot pull up all the way to the upper supply; however, referencing to the upper supply also has some advantages (4).

## **BiCMOS PROCESS CONSIDERATIONS**

Optimized CMOS BiCMOS circuits require different *n*–*p*–*n* characteristics than ECL BiCMOS circuits, and hence different process flows. *N*–*p*–*n* transistors in CMOS BiCMOS circuits need to deliver large current transients, which are limited by *n*–*p*–*n* saturation from the collector resistance and beta roll-off from high-level injection. By increasing the collector doping, both of these effects are reduced at the cost of increased collector capacitance (5). In contrast, minimum power ECL BiCMOS gate delays are limited by the *n*–*p*–*n* collector capacitance, which should be minimized for optimum ECL performance. Note that the  $n-p-n$  peak,  $f_T$ , is only of secondary importance for high-density ECL circuits because of power constraints. Good ECL performance demands minimal  $n-p-n$  collector-substrate capacitance  $(C_i)$ , which results from reducing the collector area using trench isolation or other advanced isolation schemes. Small collector-base capacitance  $(C_{\text{CB}})$  and base resistance  $(R_B)$  are also important and often require a self-aligned emitter double-polysilicon process. All of these schemes to increase ECL performance add complexity, reduce yield, and hence increase cost.

Since CMOS BiCMOS processes do not require the complex *n*–*p*–*n* transistor formation of ECL processes, they are often simpler and can be developed as an add-on module to an existing CMOS process (6). ECL BiCMOS processes, on the other hand, are usually derived from good bipolar ECL processes, where the complicated *n*–*p*–*n* formation has already been accomplished (7). A CMOS process that does not adversely affect the  $n-p-n$  transistor performance is then incorporated. An alternative approach to ECL BiCMOS process optimization relies on aggressive scaling to provide smaller geometry  $n-p-n$ 's with reduced parasitics but without the Figure 1. Buffers in five different BiCMOS circuit families. These complex process flows and their advanced isolation and emit-<br>circuit families or variations thereof make up the periphery circuits

### **SRAM BASICS**

ries-gated ECL, Most fast SRAMs are operated in either register flow-through mode, or register–register mode (also known as fully pipe-*Vined*). Because the I/O and SRAM access times are nearly comparable, fully pipelined stand-alone SRAMs have three for a typical voltage swing of 550 mV, and assuming  $V_{be}$  = times the throughput of nonpipelined parts with little latency 0.8 V and  $V_{\text{ce,sat}} = 0.4$  V. Two-level series gating with a reduced penalty. Furthermore, the added system complexity in using current-source resistor voltage can reduce the supply require- a pipelined SRAM has become more acceptable as circuit intement to around 3.5 V or less if room/cold temperature opera- gration, and hence functionality, has increased dramatically

To read a basic SRAM, registered addresses are prede- discharge'' in CMOS parlance. After the predecode outputs often both before and after multiple columns are multiplexed into multiple banks to improve performance. together. In large-capacity SRAMs, the large bit-line capaci- To write the SRAM, the bit lines are overdriven by data

sense the smallest possible bit-line swings without impacting driving the signal *write\_L* low, and the bit lines are overthe SRAM reliability. Also, the SRAM should be reset once driven. To equilibrate the bit lines, signal *write\_L* is driven

coded and combined with the registered control bits and then are disabled, the active word line falls and the bit-line voltbuffered and driven up the SRAM spine (see Fig. 2). These ages are restored or ''equilibrated''. Finally, the sense amp is predecoded signals activate a single decoder that buffers up equilibrated if necessary. By resetting the SRAM, access-time and drives a CMOS-level word line across the entire SRAM. critical-path signals travel in only one direction, which elimi-Each activated SRAM cell then pulls current out of one of two nates Miller capacitance effects. Furthermore, the designer differential bit lines, depending on the state of the cell. The can often speed up the critical path by tuning the gates to bit-line differential is then sensed at the bottom of the SRAM, travel faster in one direction. Large SRAMs can also be split

tance and small cell current combine to limit the bit-line slew buffers to reflect the data inputs, as shown in the left side of rate and impact performance, since the slew rate  $dv/dt =$  Fig. 2. The bit lines must be driven to full CMOS values to  $I/C$ , where *I* is the cell current and *C* is the bit-line capaci- write the cell, whereas to read the cell, the bit lines only need tance in this case. Increasing the cell current normally re- to separate adequately for reliable sensing. Thus, bit-line quires increasing the cell area and hence bit-line capacitance, equilibration after writing often limits the cycle time of the thus offsetting the benefits, not to mention increasing the die SRAM. Figure 3 illustrates how *n*–*p*–*n* transistors can be size and SRAM cost. used to speed up the write-cycle bit-line equilibration. During To improve access times, the sense amplifiers (amps) must a write cycle,  $n-p-n$  transistors Q1 and Q2 are turned off by the output data have been latched, a technique termed "post- high, which quickly restores the low bit line to one  $V_{\text{be}}$  below



**Figure 2.** Basic SRAM floor plan (not to scale) with simplified write circuitry displayed on the left and read circuitry on the right, for illustration purposes only. The cells furthest from the base are in the critical speed path of the SRAM.



lar transistors Q1 and Q2 speed up the bit-line write recovery and clamp the bit lines from excessive voltage swings during reading.

the supply. The bit lines are then equilibrated together and to the positive supply by the *p*-FETs M1, M2, and M3 when the signal *eq\_L* is driven low, which is the same for both read and write cycles (9, 10). Note that Q1 and Q2 also clamp the bit lines from excessive voltage excursions during reading.

### **THE SRAM CELL**

Most SRAMs are based on either six-transistor (6T) or fourtransistor, two-resistor (4T-2R, or 4T for short) SRAM cells (see Fig. 4). 4T cells have been preferred for stand-alone SRAMs because of their smaller size, which is typically onethird to one-half the size of 6T cells in similar process generations. The 6T cell area cannot be shrunk as much as the 4T cell because a minimum *p*-FET-to-*n*-FET spacing is required to prevent latchup. The smaller size of the 4T cell, however, comes at a cost. 4T cells require extra process steps to form the high-impedance load resistor, which is normally in a second polysilicon layer. More importantly, the 4T cell stability is eroded as supply voltages scale, becoming unacceptable at supply voltages below 3.3 V.

In very large 4T SRAMs, power dissipation in the cell array can become a significant problem, due to the small but finite static current through the high-impedance resistors. To minimize this static power dissipation, the resistor size is designed only to be small enough to overcome the leakage of the *n*-FETs and preserve the high voltage in the cell (typically  $>$ 10 G $\Omega$ ). When the cell is written with a full-swing word-line voltage, the *n*-FET access transistor pulls up the internal cell voltage to within a threshold voltage ( $V_T \approx 0.8$  V) of the power supply. The high-value resistor must then restore the cell **Figure 4.** Two common CMOS SRAM cell schematics. While the 6 many cycles to occur. Until the 4T cell can regain a full inter- more stable, especially at lower power-supply voltages.

nal cell voltage, the noise margin and cell current are both significantly reduced, which impacts the read-access time. The smaller noise margins also increase the soft error rate (SER) (5). By boosting the word-line voltage to a threshold above the power supply, the cell voltage could be written directly to its full value (11). However, submicrometer processes, which could be of significant benefit, forbid boosting signals above the power supply (because of gate reliability concerns) unless they are running at a reduced supply voltage to minimize power consumption.

In contrast to the 4T cell, the word line's high voltage level is not critical in writing a 6T cell since the p-FETs quickly restore the full cell voltage after writing. A reduced word-line high voltage may even improve SRAM access times in primarily ECL BiCMOS SRAM designs because of the faster ECLto-CMOS level conversion (2). Reducing the ratio of the pulldown to access *n*-FET size (i.e., the cell's  $\beta$  ratio) in the 6T cell can compensate for the lower word-line high voltage by increasing the cell current without eroding cell stability versus a typical full-swing word line (3).

The generic BiCMOS gate cannot be used to drive the word lines directly because of its reduced voltage swing. The diode-**Figure 3.** A bit slice of a BiCMOS SRAM illustrating the write-re-<br>connected  $n-p-n$  pull-down generates a low voltage that is<br>covery  $n-p-n$  transistors and the equilibrate p-FET transistors. Bipo-<br>one  $V_{be}$  above ground,



voltage to the full power supply, which typically requires transistor (6T) cell is larger, it requires fewer process steps and is

current in an SRAM array consisting of either 4T or 6T cells. While a BiNMOS gate can pull to ground, it cannot be used to drive a 4T cell because its reduced high-level swing would not drive a large enough voltage into the SRAM cell. By adding a parallel *p*-FET to the *n*–*p*–*n* pull-up in a BiNMOS gate (10), a full high level will be produced, albeit slowly. Alternatively, a BiCMOS gate may be followed by a CMOS inverter to restore the full voltage levels (12).

# **SRAM PERIPHERY CIRCUITRY**

High-speed BiCMOS SRAMs require high-speed periphery circuits for the predecoder/driver, the word-line decoder/ driver, and the sense amps and data lines. For maximum speed, the periphery logic should be entirely ECL instead of CMOS or CMOS BiCMOS. The ECL-to-CMOS level conversion, which is required to drive the CMOS word line, is then postponed until the last possible moment. Because of power constraints, ECL-only periphery circuitry can be prohibitive. Even when low power is not required, the large number of rows, and hence word lines, in modern, high-capacity SRAMs requires the use of a certain amount of unconventional current-sharing techniques or active pull-down circuits. Lowpower or very high capacity BiCMOS SRAMs often use CMOS BiCMOS circuits for the SRAM front end. With this approach, the performance improvements from the faster  $n-p-n$  sense amps and ECL data lines on the back end will justify the added complexity of the BiCMOS process over CMOS. Note also that this latter approach has the advantage of requiring a simpler CMOS BiCMOS *n*–*p*–*n* transistor.

# **Predecoder Circuits**

While address- and control-bit predecoding is not required, predecoding can save power by reducing the number of wires driven per cycle up the spine and across the bottom of an SRAM and also improve performance. Furthermore, predecoding reduces the fan-in of the word-line decoder. Two-bit predecoding takes two signals and fully decodes them onto 22 , or 4, wires, which is the same number of wires needed for two unpredecoded signals driven both true and complement. Three-bit predecoding takes three signals and fully decodes them onto  $2^3$ , or 8, wires versus 6 wires for unpredecoded. While higher-order predecoding consumes more wires per signal, only one of those wires is active at any given time. Furthermore, the higher order the predecoding, the fewer the loads each wire has to drive. This combination of effects reduces the dynamic power in the signals and improves their speed. However, unlike CMOS or CMOS BiCMOS circuits, which consume very little static power, conventional ECL circuits consume almost entirely static power. Therefore, ECL circuits without current-sharing or active pull-down circuits actually consume more power with predecoding since each wire increases the static power consumption of the circuit while lowering the dynamic power consumption. **Figure 5.** Three ECL NOR predecode circuits: (a) generic, (b) cas-

codes signals in negative logic (i.e., a low input voltage signi- they are much faster. fies that the signal is active). Alternatively, an ECL stacked NAND gate can be used (13). For minimum power designs, the *RC* time constant of the resistor  $R_{\text{swing}}$  and the capacitance on node  $V_{\text{swing}}$  [see Fig. 5(a)] limit the gate speed. This capacitance is primarily due to the collector capacitance of the par-



The generic ECL NOR gate, as shown in Fig. 5(a), prede- coded, (c) wire-or input. While higher power than CMOS variants,



**Figure 6.** Wire-or predecode circuit. The wire-or eliminates one gate delay when merged into the previous logic.

allel  $n-p-n$  transistors and increases linearly with the number of inputs. By cascoding the  $V_{\text{swing}}$  node, as illustrated in Fig. 5(b), the effective capacitance on node  $V_{\text{swing}}$  is reduced, which speeds up the gate. Note that the input signals must also be level shifted. Unfortunately, the cascode transistor also amplifies noise on node  $V_{\text{cascode}}$ , which is already very noisy because of the  $C_{\text{CB}}$  coupling of the many inputs that can transition simultaneously. A better circuit choice is shown in Fig. 5(c), in which the inputs are first wire-or'ed together. This circuit has the performance of the cascoded circuit without the noise sensitivity.

An alternative to the ECL NOR predecoder is the wire-or predecoder (9,14), which is shown in Fig. 6. The single-ended to differential buffer on the input can be merged into the previous logic such as the address or control register. Therefore, the only delay from the predecoder comes from the wire-or, **Figure 7.** Two ECL NOR gates with emitter-follower current shar-

**High-Speed Low-Power Buffers.** Finding an active pull-down  $BCTM$ . © 1994 IEEE. emitter follower is the goal of much research in ECL circuit design. Instead of having a fixed pull-down current source, an active pull-down circuit switches the current on only when needed. Such a technique significantly lowers the emitter-follower static power dissipation while potentially improving



which is very fast. However, because the wire-or output is ing: (a) diode, (b) active (3). The current sharing permits each decoder<br>conselow unlike the ECL NOR decoder the output currents to be powered up for maximum speed one-low, unlike the ECL NOR decoder, the output currents to be powered up for maximum speed without exceeding the overall memory's power budget. Reprinted with permission from "A Subna-<br>cannot be shared (see later in this

true active pull-down circuits remain fickle. They are either avoidable, because the wire is distributed across many gates, process intolerant or require special devices or supply volt- an additional deliberately placed capacitance can be added. ages. Furthermore, they nullify one of the advantages of cur- To a certain extent, a larger capacitance can be played off

Fortunately for SRAMs, most highly loaded signals are taining the same level of performance. fully decoded and hence the designer can share one pull-down current among many drivers (e.g., eight drivers can share the **Increasing Bipolar Drive Capability with Darlingtons.** SRAMs same pull-down current on a three-bit predecoded signal). In require large buffering internally, especially following the adcontrast, in an 8-bit data bus, there is no interrelationship dress predecoder and the word-line decoder. Furthermore, to between the bits and hence only a true active pull-down could reduce power as much as possible, the predecoder and decoder be used. Figure 7(a) illustrates a diode-based current-sharing gates should have a near-minimum current. Even though typpredecoder circuit. In the case of a three-bit predecoder, each gate has three inputs, and eight gates share the same emit- the overall emitter-follower current gain over the current in ter-follower current source. At any one time, only one of the the ECL current-steering gate is considerably less. Consider outputs is high and the shared pull-down is steered through a 4 : 1 emitter-follower-current to gate-current ratio and a 550 the diode associated with that output, giving it a fast pull- mV voltage swing; the high static noise margin is already redown. One disadvantage of this circuit is that the falling out- duced by 24 mV from the emitter-follower in this configuraput voltage has a long tail, which results from the diode sharing back the current with the other parallel diodes. This effect current gains and hence the possibility of faster buffering becomes severe if another output simultaneously transitions with less power consumption. high. Note also that by reducing the pull-down current in the Some typical Darlington configurations are shown in Fig. nonactive gates, their outputs will rise slightly, which reduces 8 and, with the exception of the  $f<sub>T</sub>$  doublers, behave as a sinthe gates' static noise margins.  $\qquad \qquad$  gle *n*–*p*–*n* with a current gain of  $\beta^2$ . Note that they also have

the previous circuit is shown in Fig. 7(b) (3). In this circuit,  $8(a)$  has no means of discharging the second  $n-p-n$ 's base the diode is replaced with an actively switched  $n-p-n$  tran- and hence is not practical. Figure 8(b) and (c) provide two sistor. When the gate is deselected, the gate current is steered alternatives, the second of which is preferable because it reaway from resistor R2 into resistor R1. Since no current flows quires no additional current source. In Fig. 8(d), the so-called through R2, there is no voltage drop across R2, and  $n-p-n$   $f<sub>T</sub>$  doubler, the diode provides the discharge path but can also Q2 is essentially diode connected, much like in the previous be augmented with a current source to improve the turn-off circuit. When the gate becomes active, the gate current is speed, as shown in Fig. 8(e). Because the diode is an active steered away from R1 and into R2. Depending on the resis- device, it also affects the overall current gain. If the diode D2, tance ratio of R1 to R2, the designer can choose how much  $Q2$  which is a diode-connected  $n-p-n$  transistor, is the same size should be on (if at all) when the gate is active. Note that even as the second  $n-p-n$  Q2, then the current gain is approxiif R2 is larger than R1, and hence transistor  $Q2$  is fully off, the gate current still provides a pull-down current to Q1 so through Q2. that it does not float up. When the gate is deactivated, the A more severe problem than discharging the base is overvoltage across R2 collapses and the diode-connected  $n-p-n$  shoot and ringing, which occurs to some degree in all emitter Q2 steals the entire shared emitter-follower current-source followers and is particularly severe in Darlingtons because of current. Because Q2 is only active during the pull-down tran- their larger current gain. There are many physical explanasient, the question of whether another gate is simultaneously tions for overshoot in emitter followers, including the inducswitching high is of no consequence. Furthermore, the voltage tor-like behavior of the emitter resistor and the delay from tail can be eliminated with an  $f<sub>T</sub>$  doubler (see later), which discharging  $C_{CB}$  during  $n-p-n$  turn-off. Alternatively, conhas a slower turn-off transient  $(3)$ .

pull-down current source actually helps the current-sharing duced from the ideal static value. When the emitter-follower circuit in Fig. 7(b). When *n*–*p*–*n* Q2 steals this current, it also output approaches its final output voltage, the pull-up current receives the current required to charge up this capacitance. is quickly reduced and the high-frequency components of the

performance. Despite significant efforts by many groups (15), While a minimum amount of capacitance on this wire is unrent-steering logic: low noise.  $q$  against a smaller current source to reduce power while main-

> ical  $n-p-n$  transistors have current gains,  $\beta$ , of around 100, tion for a  $\beta$  of 100. Darlington configurations provide larger

A current-sharing circuit that overcomes the limitations of a forward voltage drop of  $2V_{\text{be}}$ . The basic Darlington in Fig. mately  $2\beta$ , since the same current must flow through D2 as

sider that  $\beta$  rolls off at both high frequency and high current. Note that the capacitance on the emitter-follower shared During a pull-up transient, the effective current gain is re-



**Figure 8.** Darlington configurations: (a) basic, (b) current source, (c) resistor, (d) diode, or  $f<sub>T</sub>$  doubler, and (e)  $f<sub>T</sub>$  doubler and current source. These *n*–*p*–*n* variations increase current drive  $(\beta)$  at a cost of 2 tendencies.

# **300 BiCMOS MEMORY CIRCUITS**

increases, returning to its nominal value, which injects more grates an ECL–CMOS converter and a high-current-gain current into the output node and causes the circuit to over- driver. CMOS BiCMOS front ends are inherently simpler shoot. (e.g., they contain no ECL–CMOS converter) and are directly

configurations for stability. The effective current gain of the shown in Fig. 1 (12,9). Since the bit lines must be driven to

$$
\beta_{\rm eff} = \beta \times \frac{A_{\rm D2} + A_{\rm Q2}}{A_{\rm D2} + A_{\rm Q2}/\beta} \approx \beta \times \left(1 + \frac{A_{\rm Q2}}{A_{\rm D2}}\right) \tag{2}
$$
decoder/driver.

diode D2, respectively. Assuming that  $\beta$  is around 100 and<br>that the emitter area of Q2 is less than 10 times D2, then Eq. (16,13), because it eliminates one gate delay from the access<br>(2) is linearly proportional to  $\beta$ 

word-line decoder must be fast yet low-power. For a BiCMOS follower current sources to pull down all of the decoder resis-

turn-on transient die off. Therefore, the *n*–*p*–*n* current gain SRAM with an ECL front end, the word-line decoder inte-Consider how the  $f<sub>T</sub>$  doubler compares to other Darlington based on a given BiCMOS circuit family, such as the ones *f*<sub>*I*</sub> doubler is **CMOS** levels to write the SRAM, the write decoder/driver circuitry uses the same circuit techniques as the word-line

**Diode Decoder.** An ECL NOR decoder can be used for both where  $A_{Q2}$  and  $A_{D2}$  are the emitter areas of *n*–*p*–*n* Q2 and the predecoder and word-line decoder. An alternative ap-<br>diode D2, respectively. Assuming that  $\beta$  is around 100 and proach replaces the ECL NOR decod (2) is linearly proportional to  $\beta$ . Consequently, the  $f_T$  doubler<br>does not increase the overshoot problem over a simple emitter<br>follower. While the current gain of the  $f_T$  doubler is less than<br>for a Darlington, it can the collector capacitances of the diode-connected *n*–*p*–*n* tran-<br>sistors. Since at most one decoder can be active at any one Because of the large number of rows in a modern SRAM, the time, enough current must be sunk by the predecoder emitter-



**Figure 9.** A diode-decoder circuit with ECL NOR predecoders. Only the output stage that is connected to all high inputs will be high.



**Figure 10.** A word-line driver circuit with a current-sharing ECL OR decoder, CMOS inverter, and triple-Darlington driver (3). This circuit decodes, ECL–CMOS converts, and buffers in only two gate delays. Reprinted with permission from "A Subnanosecond 64 kb BiCMOS SRAM," Santoro, Tavrow, and Bewick, Proc. BCTM. © 1994 IEEE.

tive banks, without impacting performance (13). reduces the performance (2).

**NOR Decoder.** An ECL NOR decoder with current sharing and an integrated ECL–CMOS converter is illustrated in Fig. Therefore, at higher temperatures, the word-line swing is in-10 (3). By inverting the output signal with a CMOS inverter creased, which compensates for the CMOS cell current reduc-<br>(FETs M1 and M2), the ECL NOR gate can be replaced by an tion due to the higher temperature. (FETs  $M1$  and  $M2$ ), the ECL NOR gate can be replaced by an OR gate. Because only the selected OR gate requires current to pull the output low, many OR gates can share the same **ECL–CMOS Converters.** A variety of stand-alone static current source (e.g., 8 or 16). In the circuit in Fig. 10, two ECL–CMOS converters is displayed in Fig. 11. The two cirlevels of decoding are used: the lower level selects whether cuit variations in Fig. 11(a) and (b) rely on an *n*-FET current any output in the group is active and the one-high predecoded mirror to provide an opposing pull-down current to the *p*-FET inputs select the single active output. In addition, the resistor input pull-up. The current path through the current mirror is ratio of R2 to R1 is chosen to be 4, which increases the ECL much slower than the direct *p*-FET pull-up, and thus these voltage swing enough to directly drive the CMOS inverter. circuits produce asymmetric rise and fall times. The ECL– Note that the widths of M1 and M2 are adjusted to skew the CMOS converter in Fig. 11(c), though drawn differently, is inverter trip point toward *Vdd*. The larger R2 resistor, and similar to the previous two. The ECL gate, which consists of hence larger *RC* time constant on the OR output, can be offset the differential pair and emitter-follower  $n-p-n$  transistors, by increasing the gate current. The larger gate current also would normally be merged into the preceding gate, leaving

tances. Therefore, current sharing is not possible and resistor tance of sharing more outputs; therefore, the voltage gain R3 must be increased to reduce power, which also directly does not directly slow down the circuit or increase its power. decreases performance. Alternatively, resistor R3 can be dy- In contrast, current sharing is not possible in a conventional namically varied (e.g., with a *p*-FET) to reduce power in inac- ECL NOR decoder, and the voltage gain on the output further

When the predecoder emitter followers are low, most of the The circuit in Fig. 10 also uses a triple Darlington with an pull-down current is sourced by the diodes in the diode de- overshoot clamp and two  $f<sub>T</sub>$  doublers to buffer up the CMOS coder instead of the emitter-follower  $n-p-n$ , which erodes the inverter output current and drive a reduced-level word-line lower noise margin of the diode decoder. To counteract this voltage. Note that the clamp voltage is shared among all of problem, resistor R2 must be made larger than R3. In addi- the word-line drivers; thus the clamp voltage generation contion, by increasing the ratio of resistors R2 and R3 to R1, the sumes very little overall power. Instead of attempting to output voltage swing can be increased (up to the point that switch off the pull-down *n*-FETs M3 and M4, they are left on the predecoder input  $n-p-n$  transistors become saturated), and they consume static power when the word line is high. which helps in the succeeding ECL–CMOS conversion. How- However, since only one word line can be high at any given ever, in both cases, the predecoder gate slows down unless time, this current is minimal. In addition to the large current the power can also be increased, or dynamically switched. gain of the triple Darlington, the three  $V_{\text{be}}$  drops partially temperature-compensate the CMOS cells. As the temperature increases, the  $V_{be}$  voltage drops at the rate of 1.5 mV/°C (17).

offsets the additional delay of the wire and emitter capaci- two *p*-FETs and an *n*-FET current mirror. In this circuit, the



**Figure 11.** Three ECL-to-CMOS level converter circuits. Sense amp (c) is very fast but requires mixed voltages and consumes static power.

inverter on the left biases the inverter on the right to the high transistor. Both of these factors contribute directly to sense gain region of its transfer function; therefore, small voltage amp speed. Note that because of the relatively poor perforchanges on the *p*-FET source terminal induce large output mance of CMOS differential pairs, fast CMOS designs rely voltage excursions. Note that this circuit also has unequal instead on positive-feedback clocked sense amps, which re-

### **Sense Amps and Data Lines**

their low mismatch (typically much less than 1 mV with simply current-mode logic (CML) gates, as shown in Fig. 12(a) proper layout) and exponential current–voltage relationship. (i.e., ECL gates without emitter followers). Because of the For example, a differential pair with *n*–*p*–*n* transistors and large number of sense amps required in modern SRAMs and a 10 mV differential input voltage steers 60% of the current because CML consumes static power, having one sense amp away from the low side, and 88% at 50 mV. In contrast, a per SRAM column can be prohibitive. In addition, because of CMOS differential pair with a 10 mV differential steers only the large footprint of the  $n-p-n$  transistor, especially in non-51% of the current away from the low side, and 55% at 50 trench-isolated technologies, the column pitch may be too mV, assuming perfect matching. In addition, the CMOS tran- tight to lay out one sense amp per column. Two techniques sistors are likely to have between one and two orders of mag- have been developed to solve these problems: (1) powering the nitude higher threshold-voltage mismatch than an  $n-p-n$  sense amps down after sensing by turning off the current

rise and fall times. quire special critical timing pulses for both equilibration and sensing.

Bipolar transistors make nearly ideal sense amps because of **Differential-Pair Sense Amp.** Typical *n*–*p*–*n* sense amps are

switchable current source. Because the simple *n*-FET current Since the bit lines are typically precharged high, the CMOS source cannot provide an accurate current that is stable over transmission-gate *n*-FET is not required. Note that the process, voltage, and temperature, diode clamps have been *sense\_L* inputs are one-low predecoded signals in this case. inserted on the outputs. Otherwise, under certain conditions This technique can be readily modified to have an *n*-FET curthe voltage swings can become large enough to saturate the rent source and/or distributed data lines as in the circuit in  $n-p-n$  transistors. The output impedance of an *n*-FET cur- Fig. 13(b). rent source, however, is worse than for an *n*–*p*–*n*/resistor current source. On the positive side, the *n*-FET current source **Current Sense Amps.** An alternative to the familiar voltage-<br>can function at lower voltages than the *n*-*p*-*n* current source. based differential pair se can function at lower voltages than the  $n-p-n$  current source. based differential-pair sense amp is a fully-differential cur-<br>Note that the current source control voltage requires a special rent sense amp, such as the one Note that the current source control voltage requires a special rent sense amp, such as the one shown in Fig. 14 (20). The timing signal and additional circuit complexity.

differential pair. Furthermore, the differential pairs can be distributed, even among different banks, in which case they are called data lines. These low-swing differential data lines **ALTERNATIVE APPROACHES** are typically faster and consume less power than full-swing CMOS. With the cascode  $n-p-n$  transistor as shown in Fig. In addition to speeding up the SRAM periphery circuitry, the

source and (2) multiplexing many sets of bit lines together to A third approach, shown in Fig. 13(c), actually reduces the reduce the number of sense amps needed. The number of differential pairs and thus eases the problem of Figure 12(b) displays a CML gate modified to have a pitch-matching the sense amp to the SRAM cell column (19).

cross-coupled diodes in this circuit produce differential sensi-**Multiplexing.** Since most SRAMs have more columns than<br>data outputs, data multiplexing is required. Instead of adding<br>an extra gate with its associated gate delay, the multiplexor<br>can be merged into the sense amp with ne delay. Furthermore, most multiplexor schemes actually re-<br>
equal measure, leaving the outputs nearly unchanged. Differ-<br>
mux/latch that combines the functions of sensing, multi-<br>
ince the interdions of sensing, multi-<br>
pl

13(b), these circuits can be very fast, even with the potentially basic SRAM core performance must also be improved to large capacitance on the distributed data lines (14,12,18). achieve the fastest BiCMOS SRAM performance. Driving the However, careful layout is required to make such a delicate word lines and waiting for the bit lines to slew adequately for circuit robust against noise. reliable sensing adds significantly to the access times of most



**Figure 12.** Two differential-pair sense amps: (a) *n*–*p*–*n*/resistor current source, (b) *n*-FET current source. The *n*-FET current source can be dynamically switched to save power when the sense amp is idle.



**Figure 13.** Three sense amps with integrated multiplexors: (a) three-level seriesgated ECL mux/latch, (b) distributed differential pairs, (c) *p*-FET input mux. These sense amps reduce power, increase performance, and simplify layout.

point, the performance increase that results from splitting the overhead. Alternative approaches are thus sorely needed to design in half outweighs the delay associated with multi-increase SRAM performance. design in half outweighs the delay associated with multi-

SRAMs. With increasingly higher capacity SRAMs, even plexing and driving the address and data lines to and from maintaining access times becomes a challenge as word-line different banks. However, ''banking'' only provides a modest and bit-line lengths, and thus capacitances, increase. At some performance increase and usually costs significantly in area



**Figure 14.** A current-sense amp with cross-coupled diodes to improve common-mode rejection (20). Current-sense amps theoretically can sense faster since they require smaller voltage differentials than voltage-sense amps. Reprinted with permission from ''A 3.5 ns, 1 W, ECL register file," Horowitz et al., *ISSCC Tech. Dig.* © 1990 IEEE.

## **The CSEA Cell**

The CMOS-storage emitter access (CSEA) cell (13) (see Fig. 15) provides two advantages over a conventional all-CMOS cell: (1) an ECL-level word line and (2) an increased cell current. The CSEA cell consists of two cross-coupled CMOS inverters (M1–M4); a single *n*-FET for writing (M5), using a separate write path; and an  $n-p-n$  transistor (Q1) that is wire-or'ed together with the *n*–*p*–*n* transistors in all of the cells that share the same read bit line. To access the CSEA cell, the read word line is raised, which raises the base of Q1 only if *p*-FET M2 is on. Because of the *n*–*p*–*n* transistor in the cell, a large current is sourced onto the bit lines using only an ECL-level read-word-line swing, and thus the timeconsuming ECL–CMOS conversion on the word line can be



**Figure 15.** A CMOS-storage emitter access (CSEA) SRAM cell. The **Figure 16.** An SRAM bit slice with a divided bit line. The *n*-FET

### **BiCMOS MEMORY CIRCUITS 305**

avoided, while at the same time improving the bit-line slew rate. In addition, because the read and write paths are completely separate, a CSEA SRAM can be simultaneously read from and written to, and thus functions as a two-port SRAM.

On the negative side, the CSEA cell is much larger than a 6T cell (typically twice the size) because of the relatively large *n*–*p*–*n* transistor. Furthermore, *n*–*p*–*n* transistors typically have lower yields than CMOS transistors because of the complicated emitter formation, which further increases the SRAM cost. The larger cell current is offset by the singleended bit-line swing, which is much more noise-sensitive than the conventional 4T or 6T cell's differential bit lines. Even when a second  $n-p-n$  transistor is added to the CSEA cell, which greatly increases its size, the common-mode rejection on the bit lines is inferior to a conventional CMOS cell because word-line noise (even for deselected word lines) is coupled onto only one bit line, depending on each individual cell's state. Writing a "1" into the CSEA cell is also difficult because of the single write transistor M5, unlike in a conventional



bipolar transistor in the cell converts a smaller word-line voltage pass-gate connects or isolates the local bit lines to or from the global swing into a larger bit-line current, at the cost of a larger cell and a bit lines, which reduces the effective bit-line capacitance and imsingle-ended sense amp. proves the bit-line slew rate.

# **306 BiCMOS MEMORY CIRCUITS**

CMOS cell with two access/write transistors. While transis- **Embedded Access Trees** tors M1–M5 can be sized to facilitate writing over all corners,

adding another write bit line and *n*-FET write transistor is Embedded access trees (EAT) improve SRAM performance by probably desirable. Finally, the CSEA cell has a reliability reducing the bit-line capacitance attached to a given SRAM problem because of the large negative  $V_{be}$  voltage on the cell (3). This is accomplished by embedding a tree structure  $n-p-n$  when the cell contains a "0." This problem can be par- into the SRAM read access and write pat into the SRAM read access and write paths, in which only the tially alleviated by lowering the quiescent voltage of the read branch of the tree that is selected drives the next higher level word line; however, the cell stability will suffer. All in all, the branch through a switch. The simplest implementation of this CSEA cell can be used very effectively for small, fast technique is shown in Fig. 16 (21), an technique is shown in Fig. 16  $(21)$ , and is called a divided or multiport SRAMs, such as register files. hierarchical bit line. If the switch has current gain (i.e., an



**Figure 17.** An embedded access tree (EAT) SRAM bit slice that details the embedded sense amp (ESA). The current gain in the ESA reduces the effective bit-line capacitance to be only the capacitance associated with the local bit lines.

embedded sense amp, or ESA), then a given memory cell only drives the loads from the small number of cells on its local branch and the switch load (3). A two-level tree can be readily built with one additional metal layer and the minimal added overhead of the ESA. Note that extra metal routing layers are typically available in embedded SRAM processes, but must normally be added to stand-alone SRAM processes.

A bit-slice of an EAT SRAM, including the ESA circuitry, is shown in Fig. 17. All of the global bit lines run in the additional metal layer, which is typically Metal-3. To access a particular cell, its word line and the associated global read word line are raised. The global write word line and global write bit lines are low; therefore, *p*-FETs M1 and M5 are on and *n*-FETs M2–M4 and M6–M8 are off. Depending on the active cell's state, the current from one of the local bit lines creates a voltage drop across either M1 or M5. This voltage differential is then driven onto the global read bit lines by  $n-p-n$ transistors Q1 and Q2, which effectively increases (and inverts) the cell current. Note that the global read bit-line capacitance is also less than the bit-line capacitance in a conventional SRAM since it contains only a relatively small<br>number of ESAs (e.g., 8 or 16) as compared to many hundreds<br>of SRAM cells (or more). The global read bit sensed at the bottom of the SRAM using a conventional "A 4-ns BiCMOS translation-lookaside buffer," Tamura et al., *IEEE*<br>BiCMOS sense amp. The global read word line's ECL-level *J. Solid-State Circuits.* © 1990 IEEE. swing is translated into a true differential global read bit-line voltage, unlike in the case of the CSEA, because the bases of both Q1 and Q2 are raised above the bases of all of the other<br>  $n-p-n$  transistors that are also wire-or'ed onto the global<br>
read bit lines. This are also wire-or'ed onto the global<br>
read bit lines. This are unique to CAMs.

To write the EAT SKAW, a single word line and its associ-<br>ated global write word line are raised in addition to one of the<br>global write bit lines, depending on the data to be written.<br>Either *n*-FETs M2–M3 or *n*-FETs M6– Notice is to the state of the state of

might need to match on a 32-bit or 64-bit word, which requires many large, and thus slow, comparators. By incorpo- **FUTURE TRENDS** rating an *n*–*p*–*n* transistor into an otherwise CMOS CAM cell, a very fast match line can be realized using a low-swing Despite the advantages of bipolar transistors over CMOS wire-or function (22). BiCMOS circuits can also improve the transistors and the inherent speed advantage of current



and M5 fully equilibrate the local bit lines. Because both the<br>local and global write bit lines have lower capacitances than<br>in a conventional SRAM, the write speed is also improved in<br>the EAT SRAM. to write. Therefore, the CAM cell can be written with a small voltage swing on the bit lines. While the small bit-line voltage **BICMOS CAMS** emitter voltage on Q1, which would otherwise affect the reverse base-<br>emitter voltage on Q1, which would otherwise affect the Content-addressable memories (CAMs) retrieve the address  $wL$  line are always written together, which permits the use<br>that matches a given data word, unlike RAMs, which retrieve of M9, unlike in an SRAM, in which many dat

### **308 BILINEAR SYSTEMS**

future because of their higher power and poor voltage scaling. In the short term, lateral bipolar transistors on silicon-on-in-<br>sulator (SOI) processes could provide another generation of  $\overline{O}$  4-Mb BiCMOS SRAM, IEEE J. Solid-State Circuits, 27: 1504– sulator (SOI) processes could provide another generation of  $O$  4-Mb BiC<br>BiCMOS SRAM<sub>S</sub> Lateral binolars, can have significantly 1510, 1992. BiCMOS SRAMs. Lateral bipolars can have significantly 1510, 1992.<br>smaller parasitic collector capacitances than vertical bipolars. 19. T. Shiomi et al., A 5.8-ns 256-kb BiCMOS TTL SRAM with Tsmaller parasitic collector capacitances than vertical bipolars, 19. T. Shiomi et al., A 5.8-ns 256-kb BiCMOS TTL SRAM with T-<br>which produce similar ECL gate delays at lower gate currents shaped bit line architecture, IEEE which produce similar ECL gate delays at lower gate currents shaped bit line architecture, **IEEE**  $(92)$ , **E** there are SOL supposed and in a spectrum shaped bit line architecture, **200** (23). Futhermore, SOI processes provide many advantages<br>over bulk processes for SRAMs, such as near-zero alpha-parti- 20. M. Horowitz et al., A 3.5ns, 1 Watt, ECL register file. In *ISSCC* over bulk processes for SRAMs, such as near-zero alpha-parti- 20. M. Horowitz et al., A 3.5ns, <br>cle susceptibility reduced n-FET-to-n-FET spacing and thus *Tech. Dig.*, 1990, pp. 68–69. cle susceptibility, reduced *n*-FET-to-*p*-FET spacing and thus *Tech. Dig.*, 1990, pp. 68–69.<br>smaller 6T cell size, and lower parasitic capacitance. 21. R. Taylor and M. Johnson, 1Mb CMOS DRAM with a divided

In the longer term, new bipolar device structures with bitline matrix architecture, *ISSCC Tech. Dig.*, 1985, pp. 242–243.<br>Wer V<sub>t.</sub> drops may allow ECL-like circuits to operate at 22. L. R. Tamura et al., A 4-ns BiCMOS tr lower  $V_{\text{be}}$  drops may allow ECL-like circuits to operate at 22. L. R. Tamura et al., A 4-ns BiCMOS translation-look<br>lower voltages. The binolar-FFT by brid transistor is one ex. *IEEE J. Solid-State Circuits*. 25: 109 *IEEE J. Solid-State Circuits*, **25**: 1093–1101, 1990.<br>ample in which the CMOS transistor gate is tied to the float-23. W.-L. M. Huang et al., TFSOI complementary BiCMOS technolample in which the CMOS transistor gate is tied to the float-<br>ing hody in a CMOS SOI process (24) This device structure ogy for low power applications, IEEE Trans. Electron Devices, 42: ogy for low power applications,  $(24)$ . This device structure ogy for low power has binal process (24). This device structure  $506-512$ ,  $1995$ has bipolar current–voltage characteristics and a  $V_{be}$  voltage  $506-512$ , 1995.<br>
that is about 0.3 V less than a conventional bipolar transistor. 24. S. A. Parke, C. Hu, and P. K. Ko, Bipolar-FET hybrid-mode operthat is about  $0.3$  V less than a conventional bipolar transistor.

# **BIBLIOGRAPHY**

- 1. R. B. Ritts et al., Merged BiCMOS logic to extend the CMOS/ BiCMOS performance crossover below 2.5 V supply, *IEEE J. Solid-State Circuits,* **26**: 1606–1613, 1991.
- 2. K. Yamaguchi et al., A 1.5-ns access time,  $78-\mu m^2$  memory-cell<br>size, 64-kb ECL-CMOS SRAM, *IEEE J. Solid-State Circuits*, 27:<br>162–173, 1992.<br>**BICONICAL ANTENNAS.** See CONICAL ANTENNAS.
- 3. M. Santoro, L. Tavrow, and G. Bewick, A Subnanosecond 64kb BiCMOS SRAM. In *Proc. BCTM,* 1994, pp. 95–98.
- 4. T. Douseki et al., Fast-access BiCMOS SRAM architecture with a Vss generator, *IEEE J. Solid-State Circuits,* **26**: 513–517, 1991.
- 5. A. R. Alvarez, (ed.), *BiCMOS Technology and Applications,* 2nd ed., Boston: Kluwer Academic Publishers, 1993.
- 6. J. Hayden et al., A high performance  $0.5 \mu m$  BiCMOS technology for fast 4-Mb SRAM's *IEEE Trans. Electron Devices,* **39**: 1669– 1677, 1992.
- 7. J. Kirchgessner et al., An advanced 0.4  $\mu$ m BiCMOS technology for high performance ASIC applications. In *IEDM Tech. Dig.,* 1991, pp. 97–100.
- 8. A. A. Iranmanesh et al., A  $0.8$ - $\mu$ m advanced single poly BiCMOS technology for high-density and high-performance applications, *IEEE J. Solid-State Circuits,* **26**: 422–426, 1991.
- 9. R. A. Kertis, D. D. Smith, and T. L. Bowman, A 12-ns ECL I/O 256Kx1-bit SRAM Using a 1- $\mu$ m BiCMOS Technology, *IEEE J*. *Solid-State Circuits,* **23**: 1048–1053, 1988.
- 10. T. Douseki and Y. Ohmori, BiCMOS circuit technology for a highspeed SRAM, *IEEE J. Solid-State Circuits,* **23**: 68–73, 1988.
- 11. H. Toyoshima et al., A 6-ns, 1.5-V, 4-Mb BiCMOS SRAM, *IEEE J. Solid-State Circuits,* **31**: 1610–1616, 1996.
- 12. M. Odaka et al., A 512kb/5ns BiCMOS RAM with 1KG/150ps logic gate array. In *ISSCC Tech. Dig.,* 1989, pp. 28–29.
- 13. D. E. Wingard, D. C. Stark, and M. A. Horowitz, Circuit techniques for large CSEA SRAM's, *IEEE J. Solid-State Circuits,* **27**: 908–919, 1992.
- 14. M. Suzuki et al., A 3.5-ns, 500-mW, 16-kbit BiCMOS ECL RAM, *IEEE J. Solid-State Circuits,* **24**: 1233–1237, 1989.
- 15. K.-Y. Toh et al., A 23-ps/2.1-mW ECL gate with an ac-coupled active pull-down emitter-follower stage, *IEEE J. Solid-State Circuits,* **24**: 1301–1306, 1989.
- 16. N. Homma et al., A 3.5-ns, 2-W, 200-mm2 , 16-kbit ECL bipolar RAM, *IEEE J. Solid-State Circuits,* **SC-21**: 675–679, 1986.
- steering logic, BiCMOS SRAMs are likely to disappear in the 17. W. R. Blood Jr., *MECL System Design Handbook,* 4th ed., Phoe-
	-
	-
	-
- smaller 6T cell size, and lower parasitic capacitance. 21. R. Taylor and M. Johnson, 1Mb CMOS DRAM with a divided<br>In the longer term new binolar device structures with bitline matrix architecture, ISSCC Tech. Dig., 1985, p
	-
	-
	- ation of quarter-micrometer SOI MOSFET's, *IEEE Electron Device Lett.,* **14**: 234–236, 1993.

LEE S. TAVROW