tions is extensively based on using current-mode logic (CML) the presented model. circuits (1–4). CML circuits are commonly used in such applications because they have the advantage of excellent threshold voltage control and an inherent differential operation. Dif- **CML CIRCUIT PERFORMANCE ESTIMATION** ferential CML techniques are widely used in high-speed bipolar circuits and recently in CMOS and BiCMOS high- The CML gate is basically a differential bipolar amplifier speed design (5,6). CML and CML-like schemes become in- stage. True differential inputs can be used, especially when evitable as they improve noise rejection from supply and speed is the target. The unbuffered differential stage, or the substrate in typical mixed-signal blocks such as integrated CML gate, is very sensitive to capacitive loading, therefore, frequency synthesizer. emitter-follower buffer stages are often used in emitter-cou-

fast comparators, and fast flip-flops can be implemented in a a large logic swing of 800 mV. System requirements for very compact way using two-level series-gated topologies. In higher speed operation have led to the use of logic swings as addition, almost skew-free complementary outputs are pro- low as 190 mV under fully differential operation.

vided, which tends to be a prerequisite for circuits at frequencies beyond a few gigahertz. The switching speed of seriesgated bipolar circuits is related to a large number of device and circuit parameters in such stacked logic implementations. The maximum bit rate of these circuits is limited by the output time constants of the series-gated latches and seriesgated current switches. The speed limitation caused by these time constants is minimized by keeping the internal singleended signal swing in the latches small, that is, between 250 mVp-p and 300 mVp-p.

Increasing the operating speed and/or reducing the power consumption require low voltage swings across the loads. This is commonly achieved by adopting a differential-mode operation, wherein the need for exact reference voltages in CML is eliminated, in addition to reducing crosstalk and other unwanted common-mode signals within the circuit.

The propagation delay for the series-gated CML circuits can directly be obtained by SPICE simulations. However, a circuit optimization procedure based on SPICE simulations requires a very large number of simulation runs to cover the two-level series-gated CML circuit design space. Therefore, it is difficult to optimize the design of a two-level series-gated CML circuit over a large design space within a limited time with SPICE. If a simple yet reasonably accurate model of the propagation delay time of series-gated CML circuits is available for a large design space, then the designer could use the model to select the circuit and device parameters that correspond to the minimum propagation delay time. So, the delay model assists the designer in narrowing the design space in its early phase, instead of relying entirely on the designer intuition. The circuit simulations can be started based on clear guidelines, set by this approximate model, to further optimize the design.

This article introduces the reader to some basic principles of CML design. First, the static dc behavior is derived along with the relevant key circuit parameters. Second, the performance of CML gates is quantified in terms of speed, propagation delay time, power dissipation, and circuit complexity. An analytical model calculating propagation delay times for twolevel series-gated CML high-speed bipolar circuits is devel-**CURRENT-MODE LOGIC** oped with emphasis on using the SPICE parameters file for the available process. The analytical delay model accounts for Recent advances in integrated wireless and optical transceiv- different transistor sizes of the two levels. Moreover, highers demand very high-speed circuits. High-speed prescalars, current effects are also considered in the presented model. counters, multiplexers, demultiplexers, phase/frequency de- Exploiting these two features, the model has been successtectors A/D, D/A, and timing extraction of digital signals are fully applied in optimizing the design of a variety of two-level the main processing steps employed in such systems. The de- series-gated CML circuits. A comparison with the results obsign technique utilized in implementing most of these func- tained by SPICE is presented, to verify the applicability of

Basic functions such as multiplexing blocks, full adders, pled logic (ECL). Originally, the CML gate was designed with

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

Evaluating the delay of CML circuits and optimizing their performance can be simply obtained by running a circuit simulator such as SPICE many times, which becomes very time consuming and impractical for large circuits. Moreover, physi- Noting that the sum of the two currents must always recal insight into the crucial circuit and device parameters af- main equal to i_0 , fecting gate performance is difficult to achieve when relying purely on circuit simulations. Therefore, an accurate analytical propagation delay model is a key to various optimization tasks at different design phases. Several attempts have been The voltage at the output nodes (see Fig. 2) will be made in the literature to derive analytic/closed form delay expressions for CML bipolar circuits, in order to provide engineering insight into the relative importance of process, device, and circuit parameters (7–13).

A short switching time and a low power dissipation are obviously contradictory requirements, because decreasing the power dissipation implies reducing the currents available for charging of the parasitic capacitances. For the CML basic cir- **Gain** cuit in Fig. 1, the power dissipation is given by: For signals to propagate in logic networks, the individual ele-

$$
P = i_0 \cdot V_{\rm EE} \tag{1}
$$

rent (i_0) by:

$$
R_L = \frac{\Delta V}{i_0} \tag{2}
$$

The propagation delay is approximated by

$$
t_{\rm PD} = R_L C_{\rm eff} = \frac{\Delta V C_{\rm eff}}{i_0} = \frac{\Delta V V_{\rm EE} C_{\rm eff}}{P}
$$
(3)

where V_{EE} is the supply voltage; P is the power consumption; and C_{eff} is the effective capacitance representing the junction and interconnection capacitances. The above expressions indicate that for a given *P*, the circuit should have a small output swing to reduce the propagation delay. However, the lower limit on the voltage swing is the transition width ΔT , which **Figure 2.** CML dc-transfer characteristic and pertinent noise is discussed later. margins.

Static Transfer Curve

The static transfer characteristic for CML shown in Fig. 2 can be derived using a simple transistor model. Assuming the transistors are geometrically equal, their saturation currents are equal, then

$$
V_{\text{in}} = V_{\text{T}} \ln\left(\frac{i_1}{I_{\text{s}}}\right) - V_{\text{T}} \ln\left(\frac{i_2}{I_{\text{s}}}\right) \tag{4}
$$

that simplifies to

$$
V_{\text{in}} = V_{\text{T}} \ln \left(\frac{i_1}{i_2} \right) \tag{5}
$$

Figure 1. Schematic of a single-level CML circuit. which i_1 , i_2 are the collector currents of transistors Q_1 , Q_2 , respectively. I_s , V_T are the device saturation current and thermal voltage, respectively. The ratio between the two currents is

$$
\frac{i_1}{i_2} = \exp(V_{\text{in}}/V_{\text{T}})
$$
\n(6)

$$
i_0 = i_1 + i_2 \tag{7}
$$

$$
V_{\text{out1}} = -\frac{\Delta V}{(1 + \exp(-V_{\text{in}}/V_{\text{T}}))}
$$
(8)

$$
V_{\text{out2}} = -\frac{\Delta V}{(1 + \exp(V_{\text{in}}/V_{\text{T}}))}
$$
(9)

ments (gates and flip-flops) are usually designed to have a gain greater than 1. Cascading of the logic elements produces a swing that increases through the elements until some equi-The single-ended voltage swing (ΔV) is related to the tail cur-
librium value is reached; logical "1" and "0" levels. Assuming

$$
G = \frac{dV_{\text{out}}}{dV_{\text{in}}} = \frac{\Delta V}{V_{\text{T}}} \cdot \frac{\exp(V_{\text{in}}/V_{\text{T}})}{[1 + \exp(V_{\text{in}}/V_{\text{T}})]^2}
$$
(10)

As can be seen, the maximum gain occurs when the input is $\frac{\partial^2 t_{\text{PD}}}{\partial R \partial C}$

$$
G_{\text{max}} = \frac{\Delta V}{4 V_{\text{T}}} \tag{11}
$$

 $(4V_T)$. The respective time constant.

$$
\Delta T = 2V_{\rm T} \cdot \ln \left(\frac{\Delta V}{V_{\rm T}} - 2 \right) \tag{12}
$$

sipation or the switching current per gate, as shown in Fig. load resistor (R_L) for a given output swing (ΔV) . 3. At low power dissipation, $R_L C_L$ is the dominant factor limiting the delay while at high power dissipation, R_bC_{jc} plays a **Two-Level Series-Gated CML** more important role than the others (see Fig. 3). The minimum achievable delay is restricted by τ_f where τ_f is the for-
ward transit time, R_L is the pull-up resistor and R_b is the base ential stages can be stacked easily. Up to three levels of series

proportional to different time constants at different current level.

constant V_{BE} , the gain (*G*) is a function of V_{in} , ΔV , and temper- entiation of the delay expression with respect to the involved ature. time constant elements. This sensitivity analysis approach is done by changing the value of the time constant, running the circuit simulator (SPICE), and recording the corresponding change in delay time.

$$
\frac{\partial^2 t_{\text{PD}}}{\partial R_i \partial C_i} = 0 \cdots + K_i + \cdots + \cdots 0 \tag{13}
$$

Therefore, determining each weighting factor means running SPICE four times. Additionally, the linearity range of each Thus, for a gain greater than unity ΔV must be greater than weighting factor should be well checked over a certain range

More accurate expressions have been reported, based on a **ac Noise Margin (Transition Width)** Gummel–Poon transistor model (SPICE model) (12). Starting
with 24 weighting constants $(K_1 - K_{24})$, eight is enough to The difference between V_{in} at the unity gain point and V_{in} that
makes the output = $-\Delta V/2$ will be defined as the ac noise
margin. For the single input circuit, the input voltage for
 $V_{\text{out}} = -\Delta V/2$ is equal significantly different time constants. Therefore, the product of the weighting factors and the time constants should be considered for a specific device.

which determines the lowest voltage swing needed for proper
switching between the two output levels.
all level. Therefore, a low switching current per gate is ac-
cal level. Therefore, a low switching current per gate is a cordingly needed, and a large pull-up resistor is required if **MODELING AND OPTIMIZATION OF CML** the voltage swing is fixed at a constant value to have large enough noise margins. Consequently, the $R_L C_L$ time constant The advantages of CML and CML-like circuits are the high-
speed with the pull-up resistor should be decreased to
speed nonsaturating operation of current switches. The prop-
achieve higher speed operation. From Fig. 3, it speed nonsaturating operation of current switches. The prop-
achieve higher speed operation. From Fig. 3, it is obvious that
agation delay (t_{PD}) of CML circuits depends on the power dis-
there is an optimum value of there is an optimum value of the switching current (i_0) or the

ward transit time, R_L is the pull-up resistor and R_b is the base ential stages can be stacked easily. Up to three levels of series resistance, including the intrinsic, extrinsic, and the contact gating are possible wi resistance, including the intrinsic, extrinsic, and the contact gating are possible with $V_{EE} = 5$ V. The high potential of se-
regions. $C_{\rm jc}$ is the base-collector capacitance, $C_{\rm L}$ is the para-
ries gating can c regions. C_{j_c} is the base-collector capacitance, C_L is the para-
sitic wiring and load capacitance.
It turns out that the delay time can be expressed approximately as a linear combination of the time constants of the XOR/XNOR gate of Fig. 4(c). The delay time of XOR and XNOR gates, using series gating is about 50 to 70% higher than that of a simple inverter.

One of the advantages of the analytical propagation delay expressions based on the sensitivity analysis approach, is that it allows the designer to study the contribution of each time constant on the switching speed. The maximum toggling frequency of flip-flops based on two-level series-gated circuits can be predicted by relating the performance to that of the constituent XOR gates (14). It has been found that the behavior of the propagation delay of XOR gates is quite linear and an agreement to 10% with SPICE simulations has been ob-**Figure 3.** CML propagation delay versus tail current. The delay is tained. However, the delay expression of that approach is proportional to different time constants at different current level. valid only for circuits wit

Figure 4. Schematic of two-level series-gating CML technique for (a) 2-input OR/NOR gate; (b) 3-input OR/NOR gate; (c) XOR/XNOR gate.

(**c**)

The delay will be calculated based on a definition originally (16). proposed by Ashar (7) and later refined by Tien (8). A link is **Formulation of the Delay Model** made between the concept of network function and that of charge-control in developing this kind of analytical propaga- The output response of digital switching circuits due to an tion delay model. The transistor is modeled by a set of charge- input delta function (impulse) is both a delayed and distorted control equations and the remaining passive elements are function, as shown in Fig. 5. For a linear network, the propamodeled by a set of circuit equations. Solving these two sets gation delay (t_{PD}) is the averaged time by which the response of equations would lead to the calculation of the delay. The of the delta function input is of equations would lead to the calculation of the delay. The inherent symmetrical nature characterizing differential CML fer function of the circuit, then the propagation delay t_{PD} becircuit topologies is utilized in reducing the set of circuit equa- comes (7): tions which is essential for more complicated topologies (e.g., 2-level series-gated circuitry).

The model assumes that all the active and passive circuit elements are linearized. The emitter-base diode resistance and the diffusion capacitance are linearized by considering their average during the switching period. Other parasitic ca- The method itself is independent of the BJT model, while the pacitances are also linearized according to the same rule. resultant delay expression is limited by the accuracy of the High-current effects implemented in the Gummel–Poon BJT model used.

ANALYTICAL DELAY MODEL OF TWO-LEVEL CML SPICE model are included in the delay model by modifying the expression for the forward transit-time, as illustrated in

$$
t_{\rm PD} = \frac{\int_0^\infty t f(t) \, dt}{\int_0^\infty f(t) \, dt} = \lim_{s \to 0} \frac{\int_0^\infty t f(t) e^{-st} \, dt}{\int_0^\infty f(t) e^{-st} \, dt} = \frac{-\frac{dF(s)}{ds}}{F(s)}\Big|_{s=0}
$$
\n(14)

Figure 5. Output response of a digital switching circuit.

The four basic series-gated CML-based configurations (all input (*CLK*, \overline{CLK}) and appear on the output Q , \overline{Q} ; (c) is an inputs and outputs are differential) are shown in Fig. 6 DEMUX that has one upper-level input *D*, *D*, one lower-level (17,18): (a) is an XOR characterized by two inputs (upper- input *CLK*, *CLK*, and two demultiplexed (deserialized) outlevel input: *D*, *D*, lower-level input *CLK*, *CLK*) and one out- puts *Q*1, *Q*1, *Q*2, *Q*2; and (d) is a D-latch that has an upperput *Q*, *Q*; (b) is an MUX that has two upper-level inputs (*D*1, level input *D*, *D*, a lower-level input *CLK*, *CLK*, and an $\overline{D_1}, D_2, \overline{D_2}$), which are multiplexed (selected) by the lower-level $~$ output *Q*, *Q*. Apart from minor differences among the four

Figure 6. Schematics of 2-level series-gated CML-based circuits (a) XOR; (b) 2:1 MUX; (c) 1:2 DEMUX; (d) D-latch.

t

topologies, the propagation delay from the lower level (*CLK*, where $V_T = kT/q$ and the factor 2.4 is due to a first- \overline{CLK}) to the output (Q, \overline{Q}) would yield similar expressions. As order linearization scheme (16).
such, the XOR topology will be taken as a prototype in the 2. The collector current-controlled such, the XOR topology will be taken as a prototype in the 2. The collector current-controlled current source of the subsequent analysis. In addition, the D-latch topology will RJT is assumed to be a single-pole function a subsequent analysis. In addition, the D-latch topology will BJT is assumed to be a single-pole function at a fre-
also be studied, as it is used extensitely in frequency dividers.

capacitance **Basic Two-Level XOR CML Circuit**

The basic two-level series-gated XOR CML circuit is shown in Fig. 6(a). Transistors of the first-level Q_1 and Q_3 are identical and have an emitter area of A_1 . Transistors of the secondand have an emitter area of A_1 . Transistors of the second-
level Q_2 , Q_4 , Q_5 , and Q_6 , are identical and have an emitter
area of A_2 . The linearized equivalent circuit diagram is also
shown in Fig. 7, which

linearized and taken as: emitter-base capacitance C_{j_e} are voltage-dependent as:

$$
r_{\rm d} = \frac{2.4V_{\rm T}}{i_0} \tag{15}
$$

quency of f_T to account for transit-time and diffusion

$$
\alpha(s) = \frac{\alpha_0}{1 + s\tau_f} \tag{16}
$$

1. The resistance of the base–emitter junction r_d has been itance C_{jex} , intrinsic base-collector capacitance C_{jci} and

(15)
$$
C(V_r) = \frac{C(0)}{(1 + V_r/\phi)^m}
$$
 (17)

of the reverse bias across the parasitic capacitance. delay expression t_{PD} yields: These are available in the SPICE parameters file of any technology. For most CML circuits, the low and high logic levels of the input and output are the same so that C_{jet} and C_{lex} are reasonably correct if we use their zerobias values in our delay calculations. On the other hand, $C_{\rm js}$ is greatly reduced from its zero-bias value when the substrate is reversely biased by the most negative supply voltage (i.e., $V_r = V_{EE}$).

The five nodal equations $(V_1, V_2, V_3, V_4, V_5)$ representing the first-level internal base, internal collector, second-level internal emitter, internal base, and internal collector node voltages describe the XOR circuit completely.

$$
\begin{vmatrix}\na_{11} + sb_{11} & a_{12} + sb_{12} & a_{13} + sb_{13} & a_{14} + sb_{14} & a_{15} + sb_{15} \\
a_{21} + sb_{21} & a_{22} + sb_{22} & a_{23} + sb_{23} & a_{24} + sb_{24} & a_{25} + sb_{25} \\
a_{31} + sb_{31} & a_{32} + sb_{32} & a_{33} + sb_{33} & a_{34} + sb_{34} & a_{35} + sb_{35} \\
a_{41} + sb_{41} & a_{42} + sb_{42} & a_{43} + sb_{43} & a_{44} + sb_{44} & a_{45} + sb_{45} \\
a_{51} + sb_{51} & a_{52} + sb_{52} & a_{53} + sb_{53} & a_{54} + sb_{54} & a_{55} + sb_{55}\n\end{vmatrix}
$$
 where
\n
$$
\begin{array}{c}\nV_1 \\
a_{51} + sb_{51} & a_{52} + sb_{52} & a_{53} + sb_{53} & a_{54} + sb_{54} & a_{55} + sb_{55} \\
V_2 \\
V_3 \\
V_4\n\end{array}
$$

 $|V_5|$

0

 \mathbf{L}

$$
a_{11} = \frac{1 - \alpha}{r_{\rm d}} + 1/r_{\rm b1} \t b_{11} = C_{\rm je1} + C_{\rm bc1}
$$

\n
$$
a_{12} = 0 \t b_{12} = -C_{\rm je1}
$$

\n
$$
a_{21} = \alpha/r_{\rm d} \t b_{21} = -C_{\rm je1}
$$

\n
$$
a_{22} = 1/r_{\rm c1} \t b_{22} = C_{\rm T1}
$$

\n
$$
a_{23} = -1/r_{\rm c1} \t b_{32} = 0
$$

\n
$$
a_{32} = -1/r_{\rm c1} \t b_{32} = 0
$$

\n
$$
a_{33} = -(1/r_{\rm d} + 1/r_{\rm c1}) \t b_{33} = -C_{\rm je2}
$$

\n
$$
a_{34} = 1/r_{\rm d} \t b_{34} = C_{\rm je2}
$$

\n
$$
a_{43} = -\frac{1 - \alpha}{r_{\rm d}} \t b_{43} = -C_{\rm je2}
$$

\n
$$
a_{44} = 1/r_{\rm b2} + \frac{1 - \alpha}{r_{\rm d}} \t b_{44} = C_{\rm je2} + C_{\rm je2}
$$

\n
$$
a_{45} = 0 \t b_{45} = -C_{\rm ie2}
$$

\n
$$
a_{53} = -\alpha/r_{\rm d} \t b_{53} = 0
$$

\n
$$
a_{54} = -\alpha/r_{\rm d} \t b_{54} = -C_{\rm ie2}
$$

\n
$$
a_{55} = \frac{1}{R_{\rm L} + r_{\rm c2}} \t b_{55} = C_{\rm T2}
$$

The other coefficients are equal to zero. The propagation delay (from a lower-level input to the output) is then calculated from the transfer function *F*(*s*), which links the output voltage V_5 to the input impulse function applied at V_1 . After using standard matrix methods and relations for solving linear networks, *F*(*s*) can be written as (18):

$$
F(s) = \frac{N(s)}{M(s)}\tag{20}
$$

where $C(0)$ is the zero-bias capacitance, ϕ and m are where $N(s)$ and $M(s)$ are the output co-factor determinant and process-dependent coefficients, and *V*^r is the magnitude characteristic determinant of the XOR circuit. Therefore, the

$$
\int_{\text{c}}^{g_{\text{h}}} t_{\text{PD}} = \frac{-dF(s)}{ds} \bigg|_{s=0} = \frac{-dM(s)}{ds} - \frac{dN(s)}{N(s)} \bigg|_{s\to 0} = D_1 + D_2 \quad (21)
$$
\n
$$
\int_{\text{c}}^{\text{ne}} t_{\text{PD}} = \tau_{f1} + \tau_{f2} + \tau_{b1}C_d + r_{b1}C_{j\text{el}} + r_{b1} \left(2 + \frac{r_{\text{cl}}}{r_d} \right) C_{j\text{cl}} + r_d (C_{j\text{cl}} - C_{j\text{ex}1})
$$
\n
$$
+ r_d \left(1 + \frac{r_{\text{cl}}}{r_d} \right) C_{T1} + 2r_{b2} C_{j\text{cl}2} \qquad (22)
$$
\n
$$
+ r_{b2} \left(2 + \frac{r_d}{r_{b2}} + \frac{r_d}{r_{c1}} \right) C_{j\text{e}2} + (R_L + r_{c2}) + C_{T2} + R_L C_{j\text{s}2} + \tau_L
$$

where $C_d = \tau_f / R_L$ is the bipolar transistor diffusion capacitance and $C_T = C_{js} + C_{jc} + C_{jcx}$ represents the total parasitic capacitance at the internal collector node. The last term in Eq. (22) accounts for the extra delay due to the load capacitance C_{L} (node Q in Fig. 7). Since node (Q) is a single-time constant node, the propagation delay contribution (50% point) becomes

$$
\tau_{\rm L}=0.69R_{\rm L}C_{\rm L}\eqno(23)
$$

The factor (0.69) is introduced to give the delay when the outwhere **put reaches 50% of its maximum. Without this factor, the cal**culated delay would have been that when the output reaches 67% of its maximum (7). All parasitic capacitances should be weighted according to Eq. (17), in order to account for their voltage dependence. For this case study $(V_{EE} = 5 \text{ V})$, the weighting factors shown in Table 1 have been used for the CML circuit. The input state can be either High (V_H) or Low (V_L) . The logic level of the input states for the upper level (U.L.) and lower level (L.L.) are listed in the table.

> It is noteworthy that the propagation delay t_{PD} is, in fact, the average of the Rise (Low/High) and Fall (High/Low) delay components as shown, in comparison with SPICE simulation results given in the next section.

Table 1. Weighting Factors of Device Parasitics

	$\mathop{\rm CML}$	
Input levels	$U.L.: V_{H} = 0$	
	U.L.: $V_L = -\Delta V$	
	L.L.: $V_{\text{H}} = -V_{\text{RF}}$	
	L.L.: $V_L = -V_{BE} - \Delta V$	
Parasitic element	value	
Lower level $(L.L.)$		
$C_{\rm js1}$	$0.56C_{\rm is1}(0)$	
$C_{\rm ic1}$	$0.88C_{\rm jet}(0)$	
$C_{\rm ie1}$	$1.24C_{\rm ie1}(0)$	
Upper level $(U.L.)$		
$C_{\rm js2}$	$0.54C_{\rm is2}(0)$	
$C_{\rm ic2}$	$C_{\rm ic2}(0)$	
$C_{\rm ie2}$	$1.24C_{\rm ie2}(0)$	

high collector-current densities to minimize the delay through two cases, which makes this assumption generally invalid. the circuit (3,4). As the transit-time is one of the most signifi- In addition, high-current effects start impacting the tranhence, decrease f_T . The transit-time deterioration in the high- ble if accurate modeling is sought. current region depends on physical device parameters, geome- During the switching event, the curent of ''ON'' transistor

$$
\tau_{\rm f}(\text{high_current}) = \tau_{\rm f} \left[1 + X_{\rm tf} \exp\left(\frac{V_{\rm bc}}{1.44 V_{\rm tf}}\right) \left(\frac{I_{\rm cc}}{I_{\rm cc} + I_{\rm tf}}\right)^2 \right]_{\substack{\text{tan} \\ \text{tan}}} \frac{V_{\rm cc}}{\text{tan}} \tag{24}
$$

where X_{tf} , V_{tf} , and I_{tf} are SPICE fitting parameters controlling
the total fall-off of f_{T} , the change in f_{T} with respect to base-
collector voltage V_{bc} , and the change in f_{T} with collector voltage V_{bc} , and the change in f_T with respect to cur-
rent. I_{ce} is the collector terminal current in the absence of the
high-current effects, which corresponds to that of Ebers–Moll The delay formula in high-current effects, which corresponds to that of Ebers–Moll The delay formula in Eq. (22) is only valid for the case of zero model (15). Despite its empirical nature E_0 (24) can describe CML fanout. For the case of C model (15). Despite its empirical nature, Eq. (24) can describe CML fanout. For the case of CML fanout > 0 , the extra delay
the high-current effects with good accuracy if ontimizing (D_{FQ}) due to fanout of N identical the high-current effects with good accuracy if optimizing schemes are used to extract high-current fitting parameters. (18): This is quite feasible if operation is to be expected near the onset of the high-current region, which is the case in typical high-speed CML circuits. In CML circuits, I_c is related to the collector current i_c by (16):

$$
I_{\rm cc} = 1.5 \left(\frac{i_{\rm c}^2}{I_{\rm kf}} \right) \left\{ 1 + \left[1 + \left(\frac{2I_{\rm kf}}{3i_{\rm c}} \right)^2 \right]^{0.5} \right\} \tag{25}
$$

rent gain β roll-off due to high-current effects. It is important (22) and Eq. (26). to distinguish between I_{cc} and i_c before using Eq. (24) in the delay model. Fig. 8 plots the transit-time obtained from Eq. **MODEL VERIFICATION**

 $(i_c = I_{cc})$, real $(i_c \neq I_{cc})$. MF, the accuracy of this corrected delay formula can be

HIGH-CURRENT EFFECTS (24) versus *i*, using Eq. (25) for different transitor areas. On the same graph, the transit-time is calculated if i_c and I_c are In high-speed CML circuits, bipolar transistors operate at assumed equal. This illustrates the large error between the

cant parameters characterizing the high-frequency proper- sit-time at current values earlier than $I_{\rm kf}$. This means that ties $(f_T - i_c$ curve) in bipolar transistors, a precise description neglecting these effects based on operating at current levels of this parameter, at high-collector current densities j_c , is cru-
cial. At high current densities, high-current effects such as two-dimensional, which are strongly dependent on the techtwo-dimensional, which are strongly dependent on the techbase push-out, lateral spreading, space-charge-limited cur- nology and the device structure. These remarks suggest that rent flow, and quasi-saturation increase the transit-time and, the inclusion of the high-current effects may become inevita-

try, collector current, and base-collector voltage. High-current changes from its maximum value i_0 to a final value of zero effects are modeled in SPICE (15) by an empirical expression after switching. Note that V_{bc} is also time-dependent changing as from ΔV before switching to $-\Delta V$. Therefore, according to Eq. (24) the transit-time becomes time-dependent and nonlinear differential equations arise in the delay calculations. The situation is simplified by using an average value for the transittime in the high-current region. The study showed that in

$$
D_{\rm FO} = NR_{\rm L} \left[0.5C_{\rm D2} + C_{\rm je2} + C_{\rm jcz2} + C_{\rm jci2} \left(1 + 0.5 \frac{R_{\rm L} + r_{\rm c2}}{r_{\rm d} + r_{\rm e2}} \right) \right]
$$

$$
D_{\rm FO} = 0.5N \tau_{\rm f2} + NR_{\rm L} \left[C_{\rm je2} + C_{\rm jcz2} + C_{\rm jci2} \left(1 + 0.5 \frac{R_{\rm L} + r_{\rm c2}}{r_{\rm d} + r_{\rm e2}} \right) \right]
$$

(26)

The factor (0.5) accounts for the average value of the diffusion capacitance and Miller's effect during any transition. The I_{kf} is the forward knee current modeling the onset of the cur- net CML propagation delay is the sum of t_{PD} and D_{FO} from Eq.

The delay model has been applied in studying a two-level XOR circuit under different operating conditions (18). This includes: (1) identical device areas, (2) arbitrary device areas, (3) different current or power levels, (4) different load capacitance, and (5) different fanouts. The verification of the delay expression was carried out using the results of SPICE simulations for the same circuit when it operates under the same conditions. Nevertheless, two propagation delay components (i.e., Rise and Fall) have been extracted and the average delay was used in the verification. It has also been found that this average delay depends on the slewing rate (Rise/Fall-time) of the input pulse. The delay model does not cover this input condition as it assumes an impulse input driving the circuit under study. Apart from a constant multiplying factor $(0.9 <$ $MF < 1$), the delay expression t_{PD} can give all the information and reveals the same behavior versus various circuit and device parameters as that which may be obtained from SPICE **Figure 8.** Transit-time versus current for two cases; approximate simulation results. Once t_{PD} is adjusted (multiplied) by the

within 10% in most cases. One needs to run SPICE only once ent fanout. to determine the value of the factor MF. The electrical parameters used in the propagation delay model are based on a 0.8 minimum delay, whereas the delay model achieves 6.6% by μ - μ BiCMOS process and are listed in Table 2.

lay model versus the tail current for various transistor emit-
to the layer and improvement percentage changes to 6% to 4.4% for SPICE
tor ages (4.4% for SPICE) ter areas $(A_1, A_2$ are the area scaling factors of the lower and
upper level, respectively). The emitter stripe width is always
taken to be the minimum (i.e., 0.8 μ m) while the emitter
level, is determined by 8.4 μ taken to be the minimum (i.e., 0.8 μ m) while the emitter length (L_E) is determined by 8*A* μ m. So, for a unity area scal-
parameter r_d in Eq. (15). Worst- and best-case variations in ing factor ($A = 1$), the corresponding emitter area is 8×0.8 the BiCMOS process parameters file of Table 2 have only \pm
 $\frac{m^2}{4}$ In Fig. 9 all transitions are assumed to have identical 0.2% change on the 5% facto μ m². In Fig. 9 all transistors are assumed to have identical 0.2% change on the 5% factor achieved by device-area optimisizes. The model results are in good agreement with that of zation. SPICE simulations whereby the input rise time is 150 ps. The value of MF used in the model is found to be 0.9 for best **MODEL APPLICATIONS** agreement with SPICE for the XOR and D-latch configurations based on $0.8~\mu$ m BiCMOS process listed in Table 2.

tions based on 0.8- μ m BiCMOS process listed in Table 2.
The XOR delay load sensitivity of CML configuration is
plotted in Fig. 10 for various fanouts. The delay model results
are in good agreement with SPICE simulation identical device sizes for upper and lower levels $(A_1 = A_2)$. the optimum sizing of A_1 , A_2 for the maximum switching
Figure 11 shows the XOR propagation delay versus the emit-
figure 11 shows the XOR propagation del *A*₂. Optimization by SPICE leads to a 5% reduction in the

Figure 9 shows the propagation delay predicted by our de-
 p optimizing the device areas at room temperature, as shown μ in the figure. In a temperature range -40° C to $+80^{\circ}$ C, the

Figure 9. XOR delay versus current for identical-size devices. **Figure 11.** XOR delay versus area for different-size devices.

other hand. If high-current effects are neglected, the opti-
The optimum sizing (A_1) for the lower level can be deduced mum R_L for two-level series-gated CML circuits can be ex- from Eq. (22) and still be close to the actual optimum design pressed as point. If

$$
R_{\text{Lopt}} = \sqrt{\frac{r_{\text{b1}}r_{\text{f1}} + K_{\text{v}}r_{\text{b1}}r_{\text{c1}}C_{\text{jci1}}}{\frac{1}{K_{\text{v}}}\left[2C_{\text{jci1}} + C_{\text{js1}} + C_{\text{je2}}\left(1 + \frac{r_{\text{b2}}}{r_{\text{c1}}}\right)\right] + C_{\text{T2}} + C_{\text{js2}} + 0.69C_{\text{L}}}
$$
\n(27)

where $K_v = 2.4 \Delta V/V_T$. Equation (27) yields the optimum curwhere $K_v = 2.4 \Delta V/V_T$. Equation (27) yields the optimum current, which is given by $A_{1opt} = \sqrt{\frac{r_{bo}r_{co} \left(C_D + \frac{r}{r}\right)}{r_A [2r_c(C_{io} + C_{io})]}}$

$$
i_{0\text{opt}} = \frac{\Delta V}{R_{\text{Lopt}}}
$$

12 10

> 8 6 4

0.5 1

> 2 2.5

*A*2

Switching speed (1/t_{pd})

 $\overline{3^3 + 4.5^2 + 3.5^2 + 3.5^2 + 1.5^2 + 0.5^2}}$

3.5

Switching speed (1/t_{pd})

 $\frac{1}{4}$ 3.5 3 $\frac{2.5}{4}$ 2 1.5 1 0.5

 $i_0 = 5$ mA

3.5 $3\frac{2}{A_1}$

Figure 12. XOR Switching speed (1/delay) versus transistor areas of a series-gated CML circuit for different operating currents (1, 1.25, 1.5, 2, 3, and 5 mA).

CURRENT-MODE LOGIC 449

$$
\frac{\partial t_{\rm PD}}{\partial A_1} = 0 \tag{28}
$$

then

$$
A_{1\text{opt}} = \sqrt{\frac{r_{\text{bo}}r_{\text{co}}\left(C_{\text{D}} + \frac{r_{\text{c}}}{r_{\text{d}}}C_{\text{jci}}\right)}{r_{\text{d}}[2r_{\text{c}}(C_{\text{js}} + C_{\text{jci}}) + r_{\text{b}}C_{\text{jel}}]}}
$$
(29)

where $r_{\rm bo}$ and $r_{\rm co}$ are the base and collector resistances of a normalized emitter area of $1 \mu m^2$. However, there is no opti-

mum area for the upper level A_2 if high-current effects are neglected, since the delay t_{PD} will always increase with an increase in area A_2 as:

$$
\frac{\partial t_{\rm PD}}{\partial A_2} = r_{\rm d} C_{\rm jeo} + R_{\rm L} C_{\rm To} + R_{\rm L} C_{\rm jso} \tag{30}
$$

where C_{jeo} , C_{To} and C_{jso} are the transistor parasitic capacitances of a normalized emitter area of 1 μ m². If high-current effects are included, the delay formula becomes so complicated that an explicit form for the optimum device areas tends to be infeasible. Thus, the only direct option is to take advantage of Eq. (22) in scanning the design space (A_1, A_2) and consequently determine the optimal design point. The model application in optimizing CML series-gated high-speed circuits is demonstrated in the series of 3-D plots shown in Fig. 12, which shows the optimum design point (A_1/A_2) as the tail currelation
rent increases from 1 to 5 mA. It is obvious that the optimum
design (minimum propagation delay) always requires individuals and the optimized and non of the transistor emitter-area is found to be around 3 (i.e., the

lower-level device area is three times that of the upper-level) for this specific example.

Figure 13(a) illustrates the advantage of individual device sizing of the two levels A_1 and A_2 compared with that of the identical sizing case. The delay model offers an optimized sizing design tool, which is at least one order of magnitude faster than other optimization techniques using circuit simulators. The areas of the optimized devices of the two levels are also shown in Fig. 13(b). The delay model is also verified by SPICE under optimized device areas and both agree well with less than 7 percent error.

Figure 14 is the XOR propagation delay time based on CML versus fanout for nonoptimized and optimized circuit design. A fanout of 0 to 4 upper-level XORs is equivalent to a fanout of 0 to 8 basic CMLs as the upper level input of an XOR is essentially composed of two basic CMLs.

Optimizing Static Frequency Dividers

One of the applications of the propagation delay model is to predict the maximum toggle frequency of static and dynamic frequency dividers. The D-latch schematic diagram is shown in Fig. 15(a), its representation in Fig. 15(b) and the block diagram of the toggle flip-flop is also shown in Fig. 15(c). It is interesting to notice that a CML D-latch can be viewed as an XOR, whose fanout is equal to one XOR (i.e., two basic CMLs). The first basic CML is the regenerative pair Q_4 and *Q*6, whose bases are directly loading the output nodes of the same latch (master) while the second basic CML is the input CML of the second latch (slave). Since the minimum static divider configuration demands two cascaded D-latches (Master–Slave), *N* should be greater than or equal to unity. The minimum period of the input signal can be no less than twice the D-latch propagation delay time. The maximum toggling frequency is then given by:

$$
f_{\text{max}} = \frac{1}{2(t_{\text{PD}} + D_{\text{FO}})}\tag{31}
$$

Figure 13. (a) XOR delay versus current for optimized and nonoptithe optimized condition. static divider predicted by the delay model to that obtained

mized devices; (b) device area for each level versus the current under Table 3 compares the maximum toggle frequency of a CML

Figure 15. CML-based D-latch (a) schematic; (b) symbol; (c) block diagram of static frequency divider.

from SPICE simulations for both optimized and nonoptimized relevant key circuit parameters. CML performance has been cases. The input and output voltage swings are assumed to quantified in terms of speed, propagation delay time, power be 200 mV each. The tail current is 2 mA and the load capaci- dissipation, and circuit complexity. An analytical model calcutance is 200 fF. Beyond *f* max the divider ceases to operate cor- lating propagation delay times for two-level series-gated CML rectly and the output frequency is no longer half that of the high-speed bipolar circuits has been developed. The analytical input signal. Though the improvement percentage is almost delay model accounts for different transistor sizes of the two insignificant, the model results are in good agreement with levels. High-current effects were also considered in the pre-

Table 3. CML Static Frequency Divider Results

	SPICE	MODEL
Nonoptimized	$f_{\text{max}} = 3.8 \text{ GHz}$	3.7 GHz
$A_1 = A_2 = 1$	$T_{\min} = 263$ ps	270 ps
Optimized	$f_{\text{max}} = 3.93 \text{ GHz}$	3.96 GHz
$A_1 = 2, A_2 = 1$	$T_{\min} = 254$ ps	252 ps

SPICE simulation results. SPICE simulation results. Sented model. Exploiting these two features, the model has been successfully applied in optimizing the design of a variety **SUMMARY** of two-level series-gated CML circuits. A comparison with the results obtained by SPICE was presented to verify the appli-The basic principles of CML design were discussed. Both dc
and transient behavior have been studied along with some signer in narrowing the design space of series-gated circuits,
instead of relying entirely on the designer simulations can be conducted based on clear guidelines set by this approximate model to further optimize the design.

BIBLIOGRAPHY

1. T. Stetzler, et al., A 2.7–4.5 V single chip GSM transceiver RF integrated circuit, *IEEE J. Solid-State Circuits,* **SC-30**: 1421– 1429, 1995.

452 CURRENT SHUNTS

- 2. T. Aytur and B. Razavi, A 2-GHz, 6-mW BiCMOS frequency synthesizer, *IEEE J. Solid-State Circuits,* **SC-30**: 1457–1462, 1995.
- 3. H. Rein, Silicon bipolar integrated circuits for multigigabit per second lightwave communications, *IEEE J. Lightwave Technol.,* **LT-8**: 1371–1378, 1990.
- 4. K. Runge, et al., Silicon bipolar integrated circuits for multi-Gb/ s optical communication systems, *IEEE J. Selected Areas Commun.,* **9**: 636–646, 1991.
- 5. M. Mizuno, et al., A GHz MOS adaptive pipeline technique using MOS current-mode logic, *IEEE J. Solid-State Circuits,* **SC-31**: 784–791, 1996.
- 6. R. Romanczyk and B. Leung, BiCMOS Circuits for high speed current-mode D/A converters, *IEEE J. Solid-State Circuits,* **SC-30**: 923–934, 1995.
- 7. K. G. Ashar, The method of estimating delay in switching circuits and the figure of merit of a switching transistor, *IEEE Trans. Electron. Devices,* **ED-11**: 497–506, 1964.
- 8. P. K. Tien, Propagation delay in high speed silicon bipolar and GaAs HBT digital circuits, *Int. J. High Speed Electron.,* **1**: 101– 124, 1990.
- 9. J. M. Stork, Bipolar transistor scaling for minimum switching delay and energy dissipation, *IEDM Technol. Dig.,* 550–553, 1988.
- 10. M. Y. Ghannam, et al., An analytical model for the determination of the transient response of CML and ECL gates, *IEEE Trans. Electron. Devices,* **ED-37**: 191–201, 1990.
- 11. A. T. Yang and Y. Chang, Physical timing modeling for bipolar VLSI, *IEEE J. Solid-State Circuits,* **SC-27**: 1245–1254, 1992.
- 12. W. Fang, et al., Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits, *IEEE J. Solid-State Circuits,* **SC-25**: 572–583, 1990.
- 13. H. J. Greub, et al., High-performance standard cell library and modeling technique for differential advanced bipolar current tree logic, *IEEE J. Solid-State Circuits,* **26**: 749–762, 1991.
- 14. W. Fang, et al., An analytical maximum toggle frequency expression and its application to optimizing high-speed ECL frequency dividers, *IEEE J. Solid-State Circuits,* **SC-25**: 920–930, 1990.
- 15. P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE,* New York: McGraw-Hill, 1988.
- 16. K. M. Sharaf and M. I. Elmasry, An accurate analytical propagation delay model for high-speed CML bipolar circuits, *IEEE J. Solid-State Circuits,* **SC-29**: 31–45, 1994.
- 17. K. M. Sharaf and M. I. Elmasry, Analysis and optimization of series-gated CML and ECL high-speed bipolar circuits, *IEEE J. Solid-State Circuits,* **SC-31**: 202–212, 1996.
- 18. R. Gu, K. Sharaf, and M. Elmasry, *High-Performance Digital VLSI Circuit Design,* Norwell, MA: Kluwer, 1995.

K. M. SHARAF M. I. ELMASRY University of Waterloo