has surpassed the speed of Si complementary metal oxide semiconductor (CMOS) logic, Si bipolar complementary metal oxide semiconductor (BiCMOS) logic, and emitter coupled logic (ECL) implemented with silicon bipolar junction transistors (BJT), for ICs of comparable functionality and power consumption. In fact, one of the biggest advantages of GaAs FET ICs is that for a given logic function, they have a power consumption-gate delay product that is approximately one-third to one-fifth that of comparable silicon circuits (1,2). GaAs FET logic has also made tremendous advancements in integration levels and cost reduction. Commercial digital ICs with over 500,000 transistors are common and ICs with over 1 million transistors are being produced with profitable yields (3,4). The cost of such ICs is often less than that of comparable Si BiCMOS or ECL ICs.

Another advantage that GaAs FET logic has over silicon is its inherent tolerance to radiation. Research has confirmed that GaAs FET logic is very radiation hard in terms of its total dose and dose-rate characteristics (5,6). Thus, GaAs FET logic is useful in space and military systems that require radiation tolerant, high-speed logic and reduced power consumption. The major drawback of GaAs FET logic is that it is susceptible to single-event upsets, sometimes known as SEUs or soft errors (7,8). Circuit and system techniques exist to detect and correct such errors (9). However, these techniques pay a penality with respect to performance, power consumption, size, weight, system-level complexity, and the like. But, recent research has significantly reduced the sensitivity of GaAs FET logic to radiation-induced soft errors, thus reducing or eliminating the need for circuit and/or system level SEU reduction techniques (10). Further research should yield GaAs FET logic that is immune to soft errors for all practical space and military applications (11).

GALLIUM ARSENIDE METAL SEMICONDUCTOR FIELD EFFECT TRANSISTORS

One of the more common types of gallium arsenide FETs used in digital integrated circuits is the metal semiconductor field effect transistor (MESFET) (12). It is significantly different from the more familiar Si metal oxide semiconductor FET (MOSFET) in several ways. For example, the mobility of electrons in GaAs is approximately three to five times greater **GALLIUM ARSENIDE FIELD EFFECT** than in silicon (1). This is what gives GaAs logic its power
 TRANSISTOR LOGIC CIRCUITS consumption-gate delay product advantage over Si logic. Anconsumption-gate delay product advantage over Si logic. Another significant difference between GaAs MESFETs and Si Gallium arsenide (GaAs) is a compound semiconductor that MOSFETs is the lack of a stable oxide of gallium arsenide. Today, the use of digital GaAs FET ICs is very common in FET logic (DCFL) gates and common-source amplifiers, is sig-

can be used to fabricate field effect transistors (FET). Like This makes it very difficult to fabricate an insulator between silicon (Si) FETs, GaAs FETs can be used to make both ana- the transistor channel and the gate. This can be seen in Fig. log and digital integrated circuits (IC). GaAs FETs have been 1. The gate of a GaAs MESFET actually contacts the semiconin use in analog microwave circuits since about the late ductor. The lack of an insulated gate in the MESFET has a 1960s, where they provide bandwidth, noise, and power con- tremendous influence on the use of the device for logic circuits sumption advantages over available silicon devices for certain because the gate and channel form a Schottky-barrier diode applications (1). GaAs FETs have been in use in digital inte- at their junction. Thus, if the gate-to-channel voltage exceeds grated circuits since about 1974 (1). Initially, their use was the turn-on voltage of the diode, which is approximately 0.65 limited to extremely high-speed applications where logic den- V, gate current will conduct. When the gate is forced into consity was not a major issue and where power consumption was duction, the input resistance and the transconductance of the less of a concern than operating speed. device in common-source circuits, such as directly coupled

high-performance digital systems, especially if power con- nificantly decreased. This limits the gain of the circuit. For sumption is an important issue. The speed of GaAs FET logic logic gates, the end result is a decrease in logic swing, noise

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

margins, fan-out, and speed. It can also increase the difficulty strated. The lack of a *p*-type MESFET has a tremendous in-

Figure 1. Profile of a GaAs *n*-channel MESFET.

and Si MOSFETs is the lack of a *p*-channel GaAs MESFET CMOS processing technology was perfected (14). device. Although *p*-channel GaAs MESFETs are theoretically Figures 2 and 3 show typical current-voltage (*I–V*) curves ing a Schottky barrier on *p*-type GaAs has not been demon- Two things are immediately apparent. First, when V_{GS} is be-

of designing and implementing dynamic logic circuits that re- fluence on GaAs logic circits because it prevents the use of quire the storage of charge on certain nodes in the circuit. If the familiar complementary static logic circuits that are so the charge leaks off the node, then the stored logic value will popular for use with Si CMOS fabrication processes (13). change. It should be noted that research is being conducted to However, both enhancement-mode and depletion-mode *n*develop a GaAs MESFET with an insulated gate, or at least a channel MESFETs are practical. Thus, static GaAs MESFET gate with a higher resistivity to the channel. logic circuits often use circuit topologies that resemble the Another significant difference between GaAs MESFETs older, *n*MOS-style logic circuits that were popular before Si

possible, the mobility of holes in GaAs is approximately one- for an *n*-channel enhancement-mode GaAs MESFET. In Fig. fifth that of electrons (1). Therefore, the use of *p*-channel 2, I_D is plotted as a function of V_{GS} with V_{DS} fixed at +2.0 V, a MESFETs would eliminate the speed advantage of the GaAs typical value of V_{DD} for typical value of V_{DD} for GaAs MESFET logic circuits. The N-channel MESFETs. Also, an appropriate material for form- threshold voltage V_T for this transistor is specified as 0.23 V.

Figure 2. I_{DS} versus V_{GS} for V_{DS} = +2.0 V.

Figure 3. I_{DS} versus V_{DS} for different values of V_{GS} .

Another characteristic of the GaAs MESFET that can be observed in Fig. 2 is the transconductance of the device. Compared to a Si MOSFET of similar size, the transconductance For circuit analysis, it is necessary to have a model for an the first-order *I–V* characteristics of the MESFET are qualita- Equation (1) can be tively similar to the first-order *I–V* characteristics of a Si MOSFET. The main differences between the two are in the second-order effects (15).

The *I*–*V* characteristics of depletion-mode GaAs MESFETs are not significantly different from those of enhancementmode MESFETs. The main difference is that the curves are used to calculate I_{DS} in the ohmic region and Eq. (2) can be shifted because of the negative threshold voltage. Figure 4 is used to calculate I_{DS} in the saturation region, where β is the a plot of I_{DS} as a function of V_{GS} for $V_{DS} = +2.0$ V, for a deple-
transconductance and λ is the channel-length modulation
tion-mode, *n*-channel MESFET. The threshold voltage for this parameter (15). It should b device is specified as -0.825 V. Figure 5 is a plot of I_{DS} as a

low *V*_T, a leakage current continues to flow from drain to function of *V*_{DS} for various different values of *V*_{GS}. From Figsource. This is known as subthreshold leakage current. Al- ures 3 and 5 it can been seen that GaAs MESFETs have three though Si FETs also have subthreshold leakage currents, regions of operation (15), as all Si and GaAs field effect tranthey are not as pronounced as in GaAs MESFETs. In logic sistors do. When V_{GS} is below V_T , the device is in the cut-off circuits, the leakage current causes reduced noise margins region. No drain-to-source current flows when the device is and fan out and can also negatively influence the speed of the cut off, except for subthreshold leakage current. When V_{GS} is logic gate, especially for logic circuits with a large number of above V_T , the device can be either in the ohmic region, someinputs. However, for some circuits, the subthreshold leakage times called the linear or triode region, or in the saturation current is dominated by the gate current of the inputs to the region. As with Si *n*-channel FETs, GaAs *n*-channel MESnext logic stage. The state of the observe of the observe of the ohmic region when $V_{\rm GS}\geq V_{\rm T}$ and $V_{\rm DS}<0$ $(V_{GS} - V_T)$. The transistors operate in the saturation region $\geq V_{\rm T}$ and $V_{\rm DS} \geq (V_{\rm GS} - V_{\rm T}).$

is lower. This can also have a negative influence on circuit active device such as a GaAs MESFET. For first-order apbehavior, resulting in lower circuit gain. For logic circuits, the proximations, the circuit model shown in Fig. 6 is usually sufend result is a decrease in the logic swing, the noise margins, ficient. This model is similar to the SPICE Si JFET model and also the speed. In Fig. 3, I_{DS} is plotted as a function of (16). The associated equations for calculating the *I–V* rela- V_{DS} for various values of V_{GS} . In this figure, it can be seen that tionships are based on the Shichman-Hodges model (17).

$$
i_{\rm D} = \beta [2(v_{\rm GS} - v_{\rm T})v_{\rm DS} - v_{\rm DS}^2](1 + \lambda v_{\rm DS})
$$
 (1)

$$
i_{\rm D} = \beta (v_{\rm GS} - v_{\rm T})^2 (1 + \lambda v_{\rm DS})
$$
 (2)

parameter (15). It should be noted that significantly more complex and more accurate models and equations have been

Figure 4. I_{DS} versus V_{GS} for $V_{DS} = +2.0$ V.

developed for describing and simulating the operation of For the circuit in Fig. 7, when the input voltage is high, GaAs MESFETs (18,19). For example, in submicron GaAs the EFET will be on and will pull the output voltage low MESFETs, the velocity saturation effect has a major influence against the current sourced by the DFET. The output low

DFET are connected to the output node of the circuit. This clamp the output high voltage to a value of V_{ss} . configuration ensures that V_{GS} is always greater than V_{T} for V above the value of V_{SS} .
the DFET because V_{GS} is always 0 V and V_{S} is less than 0 V Figure 8 shows the dc transfer curve of a saturation region, depending on the value of V_{DS} , but it is times called an active load or an active pull-up because it derstanding its operation, it can be thought of as a resistor $V_{DS} = V_{DD} - V_{OUT}$ and I_{DS} is determined from either Eq. (1) or Eq. (2), depending on the region of operation. levels is easier if the DCFL is operated between ground and

on *I*_{DS}. voltage of most DCFL logic gates approaches the value of V_{SS} . The exact voltage is highly dependent on the transcon-
ductance ratio of the EFET to the DFET. Thus, DCFL, like Si GaAs DIRECTLY COUPLED FET LOGIC CIRCUITS
negative channel MOS (NMOS) logic, is known as a ratioed The most common form of static logic circuit for use with
GaAs MESFETs is directly coupled FET logic (DCFL). A cut off and the output voltage will be pulled high by the
DCFL inverter is shown in Fig. 7 (20). It consists o of the circuit, and the source is connected to ground. The DCFL logic gate is often connected to the output node. The
EFET is sometimes called the pull-down transistor because input to this logic gate would most likely be its function is to pull the output-node voltage down to near $EFET$ which, as discussed previously, forms a Schottky-bar-
ground potential when V_{GS} is greater than T. The drain of the rier diode with the channel. Theref DFET is connected to V_{DD} and the gate and source of the gate connected to the output of the gate shown in Fig. 7 would DFET are connected to the output node of the circuit. This clamp the output high voltage to a va

the DFET because V_{GS} is always 0 V and V_T is less than 0 V. Figure 8 shows the dc transfer curve of a typical GaAs Thus, the DFET either operates in the ohmic region or the DCFL inverter. This inverter has a DFET pul Thus, the DFET either operates in the ohmic region or the DCFL inverter. This inverter has a DFET pull-up with a 1.6
saturation region, depending on the value of V_{ns} but it is μ m long by 2.0 μ m wide gate. The never cut off. A DFET wired in this configuration is some- μ m long by 16.0 μ m wide gate. These sizes are typical for times called an active load or an active pull-up because it modern fabrication processes. The outp serves to pull the output-node voltage high. For ease in un-
other inverters. For the plot in Fig. 8, V_{DD} is at ground potential (0.0 V) and V_{SS} is at -2.0 V. These are typical values for although it does not have a constant value of *V/I*. The appar- GaAs DCFL logic and provide compatibility with existing Si ent DFET channel resistance is given by V_{DS}/I_{DS} , where ECL ICs with respect to power supply voltages. Also, conver*v*out and *I*DS is determined from either on-chip DCFL logic swing to off-chip ECL logic

Figure 5. I_{DS} versus V_{DS} for different values of V_{GS} .

 -2.0 V. This is an advantage if the GaAs DCFL ICs must

Figure 8 can be used to explain how noise margins can be are typical determined for GaAs DCFL and has been marked to show the minimum and maximum input high, input low, output high, and output low voltages. V_{OH} (max) is the highest possible output high voltage and $V_{OL}(\text{min})$ is the minimum possible output low voltage. $V_{OH}(\text{min})$ and $V_{OL}(\text{max})$ are the output voltages where the upper and lower parts of the dc transfer curve reach a slope of -1 . $V_{\text{II}}(\text{min})$ is the lowest possible logic low input voltage, and $V_{\text{H}}(\text{max})$ is the highest possbile logic high lating noise margins is used frequently, but other methods do input voltage. $V_{\text{IL}}(max)$ and $V_{\text{IH}}(min)$ are the input voltages exist (22). where the upper and lower parts of the dc transfer curve reach a slope of -1. After these voltages are known, they can

Figure 6. First-order circuit model for GaAs MESFET. **Figure 7.** GaAs DCFL inverter.

be used to calculate the noise margins according to Eqs. (3) interface to Si ECL ICs in a logic system. and (4) (21). The noise margins calculated in Eqs. (3) and (4)

$$
NM_{\rm H} = |V_{\rm OH}(\rm min) - V_{\rm IH}(\rm min)| = |-1.335 - -1.54| = 0.205
$$
\n(3)\n
$$
NM_{\rm L} = |V_{\rm IL}(\rm max) - V_{\rm OL}(\rm max)| = |-1.68 - -1.89| = 0.210
$$
\n(4)

values for this logic family. The method shown here for calcu-

Figure 8. DC transfer curve of a GaAs DCFL inverter with two loads

(23). Initially, the output voltage swing is determined. Then, load connected to the output of the logic gate. Using the 10– 10% line. Using 10–90% of the output voltage swing to deter- good dc noise margins. mine T_R and T_F is somewhat arbitrary. However, it is the gen-
Figure 9 can also be used to demonstrate how the low-toerally accepted practice. Sometimes, the 20–80% output volt- high and high-to-low propagation delays, T_{PLH} and T_{PHL} , are age swing is used instead (22). This creates values for T_R and determined for GaAs logic (23). Initially, a horizontal line is T_F that are noticeably shorter for the exact same circuit. drawn at the midpoint of the output voltage swing. T_{PLH} is Therefore, these values are difficult to compare against T_R defined as the time difference between when the input voltage and T_F values calculated using the 10–90% output voltage crosses the 50% point and when the rising output voltage swing method. However, the 20–80% method is more useful crosses the 50% point. Similarly, T_{PHL} is defined as the time for logic circuits that take a relatively long time to change difference between when the input voltage crosses the 50%

One of the major advantages of using GaAs logic over sili- purpose of determining T_R and T_F is to find out how fast the con logic is it's speed. Figure 9 shows a transient analysis of logic gate can slew the output node of the circuit. Thus, for the logic gate shown in Fig. 7. Output loading on the gate is circuits with a slow change from the steady state to the trantwo inverters. Figure 9 can be used to explain how the output sition region, using the 20–80% method will give a more accurise and fall times, T_R and T_F , are determined for GaAs logic rate indication of the ability of the circuit to slew a capacitive a horizontal line is drawn across the plot at the Y coordinate 90% method for the plot in Fig. 9, T_R is 150 ps and T_F is 50 that is 10% of the voltage swing below the output high volt- ps. These are typical values for loaded DCFL circuits. It is age. Another horizontal line is drawn across the plot at the *y* interesting to note that T_F is significantly shorter than T_R . coordinate which is 10% of the voltage swing above the output This is typical for GaAs DCFL circuits and is the result of the low voltage. T_R is then defined as the time difference between fact that the transconductance of the enhancement-mode when the rising output voltage crosses the 10% line and the pull-down FET is much greater than the transconductance of 90% line. Similarly, T_F is defined as the time difference be- the depletion-mode pull-up FET. However, this high EFETtween when the falling output crosses the 90% line and the to-DFET transconductance ratio is necessary to maintain

from the steady state condition to the transition region. The point and when the falling output voltage crosses the 50%

Figure 9. GaAs DCFL inverter transient analysis.

point. The 50% point is normally used for such calculations. gates, and AND-OR-INVERT gates (20). A two-input NOR For the plot in Fig. 9, T_{PLH} is 80 ps and T_{PHL} is 30 ps. These gate is shown in Fig. 10. Two EFET pull-downs are connected are also typical values. The significant difference between in parallel. If either of these transistors is turned on, then the

Some of the more advanced Si ECL circuits are capable of producing the low values for T_{R} , T_{F} , T_{PLH} , and T_{PHL} described here. However, they do so at the expense of large amounts of power. The circuit discussed here consumes negligible current from the power supply when the output voltage is high and only 300 μ A when the output is low. Assuming a 50% duty cycle, the average current consumption is 150 μ A and the average power consumption is 300 μ W, considerably less power than Si ECL requires at these speeds. It should be noted that DCFL can be fairly sensitive to output loading. To maintain high speed with high fan-out or when driving a high-capacitance load, a source-follower circuit can be appended to the output of the logic gate (20). Alternatively, a super-buffer logic circuit can also be used (24). These techniques have increased drive capability and maintain high switching speed but will increase the power consumption.

GaAs DCFL circuits other than inverters can be created by Gas DUFL circuits other than inverters can be created by
starting with the basic inverter design and adding additional EFET pull-down transistors to create NOR gates, NAND **Figure 10.** GaAs DCFL two-input NOR gate.

 T_{PLH} and T_{PHL} is caused by the large difference between T_R output voltage of the gate will be pulled low. Both FETs must and T_F . be turned off to allow the output voltage to be pulled high by

the DFET pull-up transistor, thus generating the Boolean NOR function. Three, four, and more input NOR gates can also be created. The practical limit on the number of inputs is determined by a combination of factors, including noise margins and speed. The more inputs that are added to the NOR gate, the more the noise margins become skewed because the total transconductance of all the EFETs becomes so much greater than the transconductance of the single DFET pull-up. Also, the addition of more EFETs to the output node increases the drain-to-source subthreshold leakage current, which will have an adverse effect on both the noise margins and the speed. The total parasitic capacitance on the output node also increases when the number of EFETs is increased, thus slowing down the output rise and fall times.

A two-input NAND gate is shown in Fig. 11. Two EFET pull-downs are connected in series. Both of these transistors must be turned on for the output voltage of the gate to be pulled low. If either FET is turned off, then the output voltage will be pulled high by the DFET pull-up transistor, thus generating the Boolean NAND function. Three, four, and more
input NAND gates can also be created. The practical limit on **Figure 12.** GaAs DCFL four-input AND-OR-INVERT gate. the number of inputs is determined by both the noise margins and the speed. The more inputs that are added to the NAND is determined by a combination of the noise margins and the gate, the more the noise margins become skewed because the speed.

total transconductance of all the ser low to obtain the ratio of EFET transconductance to DFET transconductance required for good noise margins. Further-
more the decrease in the total transconductance of all the **FABRICATION PROCESSES** more, the decrease in the total transconductance of all the

series EFETs results in a decrease in the output fall time. In
fact, the decrease in the total series EFET transconductance
resulting from just two eingers EFETs is enough to make the GaAs EFETs can also be used as pass t stages of pass-gate logic. Inputs and outputs should be connected to a form of restoring logic such as DCFL, which they can be directly connected to without any buffers or level-shifting circuits.

> Despite the high speed of GaAs DCFL, some applications require even shorter logic propagation delays and/or shorter gate output rise and fall times. In such applications, GaAs

Figure 11. GaAs DCFL two-input NAND gate. **Figure 13.** GaAs pass-gate 2-to-1 multiplexer.

Figure 14. GaAs SCFL two-input OR/NOR gate.

size and thus yield a higher-speed circuit. The part of the cir- driven, then the D_2/D_3 and D_5/D_6 outputs should be used. cuit that actually generates the logic function uses two differ- Referring to Fig. 14, if both the *A* and *B* inputs are low, ential pairs, Q_2 through Q_5 . A SCFL inverter would require a then the currents through Q_3 and Q_5 are reduced and the cursingle differential pair and a three-input OR/NOR gate would rent through Q_2 and Q_4 increases. This decreases the voltage require three differential pairs. The A and \overline{A} inputs are ap-
drop across R_2 and inc plied to differential pair \bar{Q}_2/Q_3 , and the *B* and \bar{B} inputs are raises the voltage on the gate of Q_6 and lowers the voltage on applied to differential pair Q_4/Q_5 . The complements of all in- the gate of Q_8 . The voltages at the gates of Q_6 and Q_8 are put signals are required to maintain dc balance, good noise shifted down the required amount by the previously described margins, and high-speed operation. Thus, the use of SCFL in voltage shifting circuits. If input *A* is high and input *B* is low, an integrated circuit can double the required interconnect then the current through *Q*³ increases and the current area, compared to the use of DCFL. However, an advantage through Q_2 , Q_4 , and Q_5 decreases. This increases the voltage of using SCFL is that both the logic function and the comple- drop across R_2 and decreases the voltage drop across R_1 , ment of the function are generated at the same time. This which lowers the voltage at the gate of Q_6 and raises the voltability is wasted if the complement is not required. However, age at the gate of Q_8 . If input *A* is low and input *B* is high,

NOR output and *Q*8, *D*4, *D*5, *D*6, and *Q*⁹ for the OR output. *Q*8. Thus the Boolean NOR function is implemented at the

source-coupled FET Logic (SCFL) can be used (25). The logic These circuits have a positive gain that is slightly less than propagation delay of SCFL gates fabricated with commercial unity and they are required for two reasons. First, they re-MESFET processes can be as low as 50 ps or less. The disad- duce the loading on the differential pairs and improve the vantage of using SCFL is that it requires more transistors per output drive capability, thus maintaining speed. Second, they logic function and has a higher power consumption-gate delay are required for voltage shifting. The output voltage swing of product than does DCFL. However, despite the higher power the differential pairs is more positive than the input voltage consumption, power and ground rail noise is less than with swing. The source follower/voltage shifters shift down the DCFL because SCFL generates logic functions using the prin- output voltage swing to the point where it is compatible with ciple of current steering. The total current consumed is al- the input voltage swing of the next stage. The number of diways constant, regardless of the states of the inputs to the odes required in the voltage shifter varies depending on the logic gate. bias points of the circuit and on which input is being driven Figure 14 shows a SCFL two-input OR/NOR gate. The in the next logic stage. For example, if inputs *A* and *A* of the gate is constructed with all depletion-mode FETs because next stage are being driven, then the outputs at the drains they have higher transconductance than EFETs of the same of Q_7 and Q_9 should be used. If inputs *B* and *B* are being

drop across R_2 and increases the voltage drop across R_1 , which if it is required, transistor counts are reduced. then the currents through *Q*³ and *Q*⁴ decrease and the current In Fig. 14, Q_1 acts as a current source to bias the differen- through Q_2 and Q_5 increases. This increases the voltage drop tial pairs. Although the internal impedance of this simple cur- across R_2 and decreases the voltage drop across R_1 , which lowrent-source is not usually high enough for analog differential ers the voltage at the gate of Q_6 and raises the voltage at the amplifiers, it is usually sufficient for logic circuits and it uses gate of *Q*8. If inputs *A* and *B* are both high, then the current fewer transistors than a current mirror. Q_7 and Q_9 are two through Q_3 increases and the current through Q_2 , Q_4 , and Q_5 more current sources that are used to bias the output source decreases. This increases the voltage drop across R_2 and follower/level shifter stages. The source follower/level shifter decreases the voltage drop across *R*1, which lowers the voloutput stages are composed of Q_6 , D_1 , D_2 , D_3 , and Q_7 for the tage at the gate of Q_6 and raises the voltage at the gate of

gate of Q_6 and the Boolean OR function is implemented at the gate of *Q*8.

The circuit in Fig. 14 can also be used to implement the AND/NAND function by applying DeMorgan's theorem (26). If the inputs to a NOR gate are inverted, the output of the The inputs to a NOR gate are inverted, the output of the Φ_2
NOR gate results in the AND operation. The use of SCFL requires that the complements of all input signals be applied **Figure 16.** Timing of Φ_1 and Φ_2 clock signals for GaAs TDFL. to the complementary inputs. However, SCFL gates are balanced with respect to the dc operating point. Therefore, connecting the output of a gate to the complementary input of Figure 16 illustrates the required timing for the Φ_1 and Φ_2
the next logic stage and the complementary output of a gate

the DCFL circuits previously discussed, up to 300 μ A of out-
put current per logic gate can flow from power to ground.
With respect to the SCFL circuit previously discussed, power
consumption is quite high because curr

MESFET fabrication processes is two-phase dynamic FET Boolean NOR function is performed.
logic (TDFL) (28). A TDFL two-input NOR gate is shown in The output of the TDFL logic gate logic (TDFL) (28). A TDFL two-input NOR gate is shown in The output of the TDFL logic gate shown in Fig. 15 is valid
Fig. 15. Two clock signals, Φ_1 and Φ_2 , are required for proper only when clock Φ_2 is high. H Fig. 15. Two clock signals, Φ_1 and Φ_2 , are required for proper only when clock Φ_2 is high. However, the inputs to this logic operation. These two clocks must be opposite in phase and stage must be stable durin operation. These two clocks must be opposite in phase and stage must be stable during the time period when Φ_1 is high.
nonoverlapping during the clock high portions of both signals. Therefore, cascaded TDFL logic stag

Figure 15. GaAs two-phase dynamic FET logic two-input NOR gate. **Figure 17.** Cascaded GaAs TDFL inverters.

the next logic stage and the complementary output of a gate

to the input of the next logic stage and the complementary output of a gate

to the input of the next logic stage is permissible. Thus, the context have the inp the differential pairs and in the level-shifting circuits. inputs are high, then the output node will be discharged and
A popular dynamic logic circuit for use with GaAs E/D sulled down to ground potential while Φ , is b pulled down to ground potential while Φ_2 is high. Thus, the

> Therefore, cascaded TDFL logic stages must operate from opposite phases of the clock. An appropriate arrangement of clocks is shown in Fig. 17 for a cascade of four TDFL inverters. In Fig. 17, when the first and third inverters are precharging, the second and fourth inverters are evaluating. When the first and third inverters are evaluating, the second and fourth inverters are precharging. The actual waveforms are shown in Fig. 18. In this figure, a logic low output is represented by approximately 0 V and a logic high output is represented by approximately $+500$ mV. During precharge, the output node voltage reaches approximately 1 V. It should be noted that these logic level are 100% compatible with GaAs DCFL. If a logic system containing both DCFL and TDFL is desired, DCFL gate outputs can be directly connected to TDFL gate inputs. When connecting a TDFL gate output to a DCFL gate input, a dynamic latch is required because the output of the TDFL gate is not valid during the precharge portion of the clock cycle.

Figure 18. Operation of GaAs TDFL inverter cascade.

put of the first inverter during the first Φ_2 cycle appears at have a significantly different physical structure than do MESthe output of the second inverter during the first Φ_1 cycle. The FETs and thus the fabrication process is also very different logic low that appears at the output of the first inverter dur- (29). Cross sections of GaAs *n*-channel and *p*-channel HIGing the second Φ_2 cycle appears at the output of the second FETs are shown in Fig. 19. The basic structure for these de-
inverter during the second Φ_1 cycle. The inherent ability to vices is a heterostructure that inverter during the second Φ_1 cycle. The inherent ability to vices is a heterostructure that consists of layers of intrinsic
pass data along on every clock edge makes TDFL ideal for GaAs (i-GaAs) intrinsic aluminum Ga pass data along on every clock edge makes TDFL ideal for GaAs (*i*-GaAs), intrinsic aluminum GaAs (*i*-AlGaAs), intrinsic pipelined applications such as high-speed digital filters, data indium gallium arsenide (*i*-InGaAs), *i*-GaAs, delta-doped siliencoders, etc. No pipeline registers are required and thus no con, and *i*-GaAs, all on a GaAs substrate. The source and additional delays are incurred from flip flop internal propaga-
drain regions are inplanted all the w additional delays are incurred from flip flop internal propaga-
tion delays and set up and hold times. In addition to the high structure with n-type dopent for n-channel transistors or ntion delays and set up and hold times. In addition to the high structure with *n*-type dopant for *n*-channel transistors or *p*-
speed and inherent pipelining capability, TDFL also has the type dopant for *n*-channel tran speed and inherent pipelining capability, TDFL also has the type dopant for *p*-channel transistors. It can be seen by com-
advantage of extremely low power consumption, as previously paring Fig. 19 with Fig. 1 that the HI advantage of extremely low power consumption, as previously paring Fig. 19 with Fig. 1 that the HIGFET is much more expensive to manmentioned. It can be seen from the schematic diagram in Fig.

15 that at no time is there ever a conduction path directly

from V_{DD} to V_{SD} to V_{SS} . When operating with a clock frequency of

1000 MHz, the inverter

tor that is used in high-speed logic circuits is the heterostruc- rier diode that forms between the gate and the channel of the

Referring to Fig. 18, the logic high that appears at the out- ture isolated gate field effect transistor (HIGFET). HIGFETs

power is reduced even more because of the elimination of the tion process, the terminal $I-V$ relationships of the *n*-channel pipeline registers.
HIGFET are similar to those of the *n*-channel MESFET (30). Parameters such as V_T and the transconductance are differ-**GALLIUM ARSENIDE HETEROSTRUCTURE ISOLATED** ent, but the basic shape of the *I–V* curves are the same. From **GATE FIELD EFFECT TRANSISTORS** the perspective of the logic circuit designer, one of the major differences is the value of the gate current as a function of Another popular type of gallium arsenide field effect transis- the gate voltage. As mentioned previously, the Schottky-bar-

Figure 19. Structure of GaAs *n*-channel and *p*-channel HIGFETs.

MESFET allows a current to flow from gate to source when I_G vs. V_{GS} for both an enhancement-mode *n*-channel MESFET V_{GS} exceeds the turn-on voltage of the diode, which is nor- and an enhancement-mode *n*-channel HIGFET. The MESFET mally in the range of 0.6 to 0.7 V. With the HIGFET, the gate has a gate length of 1.0 μ m and a gate has a gate length of 1.0 μ m and a gate width of 10.0 μ m, and is isolated from the channel. Although the gate is not insu- V_T is 0.23 V. The HIGFET has a gate length of 0.7 μ m
lated from the channel as is the case in the Si MOSFET, the and a gate width of 10.0 μ m, and V_T i and a gate width of 10.0 μ m, and V_T is 0.61 V. The reduced isolated gate in the GaAs HIGFET results in significantly re- value of I_G at high values of V_{GS} for the HIGFET is plainly duced gate current compared to the GaAs MESFET, espe- evident. From the perspective of the logic circuit designer, cially for higher values of V_{GS} (31). Figure 20 shows a plot of this results in reduced power consumption, improved noise

Figure 20. I_G as a function of V_{GS} .

Figure 21. I_{DS} versus V_{GS} for *n*-channel and *p*channel HIGFETs.

margins, and ease of design for both dynamic and static (13). In this circuit, the NFET and PFET turn on and off at

is -0.38 V. V_{DS} for the *n*-channel device is +2.0 V and V_{DS} for the *p*-channel device is -2.0 V. The differences between the polarities of the two devices is obvious. However, the differ-
energy shown, $NM_L = 0.66 - 0.065 = 0.595$ V
ence between the absolute value of I_{DS} for a specific absolute 0.85 = 0.610 V. These values are typical. ence between the absolute value of I_{DS} for a specific absolute value of V_{GS} should also be noted. The transconductance of value of V_{GS} should also be noted. The transconductance of Figure 26 shows a transient analysis of the inverter shown
the *n*-channel device is significantly greater than the trans-
in Figure 24. The value of V_{SB} th

static logic circuits that are so popular with silicon CMOS

logic circuits (31). opposite times. When the input is high, the NFET pulls the As mentioned previously, with GaAs HIGFET fabrication output low and the PFET turns off. When the input is low, processes, *p*-channel devices are much more practical than in the PFET pulls the output high and the NFET turns off. The GaAs MESFET processes. *p*-channel HIGFETs are still some- dc transfer curve for such an inverter is dc transfer curve for such an inverter is shown in Fig. 25. The what slower than *n*-channel devices, but they are desirable in plot in Fig. 25 was obtained with $V_{\text{DD}} = +1.5$ V, a typical certain circuits. The terminal *I*–*V* characteristics of a *p*- value for V_{nn} for this t value for V_{DD} for this technology, which is capable of operating channel HIGFET are similar to those of the *n*-channel device, with a V_{DD} in the range of 1.0–2.0 V. The logic swing for this although the V_T , transconductance, and the signs of the volt-family of logic is usually although the V_T , transconductance, and the signs of the volt- family of logic is usually from V_{SS} to V_{DD} . Gate length for both ages and currents are different. Figure 21 shows a plot of I_{DS} transistors is 0.7 ages and currents are different. Figure 21 shows a plot of I_{DS} transistors is 0.7 μ m and gate width is 2.0 μ m. These are as a function of V_{GS} for both a p-channel HIGFET and an *n*-typical values of gate lengt typical values of gate length and width for current fabrication channel HIGFET. In Fig. 21, both devices have a gate length technology. The output of the circuit used to obtain Fig. 25 of 0.7 μ m and a gate width of 10.0 μ m. The V_T of the *n*- was loaded with two inverters that are identical to the one channel device is +0.61 V and the V_T of the *p*-channel device analyzed. Noise margins for co analyzed. Noise margins for complementary static HIGFET logic can be calculated using the same equations as for a DCFL circuit fabricated with GaAs MESFETs. For the circuit $-$ 0.065 = 0.595 V and NM_H = 1.46 $-$

the *n*-channel device is significantly greater than the trans- in Fig. 24. The value of V_{DD} , the input logic swing, and the conductance of the *p*-channel device. The differences between output loading are the same as conductance of the *p*-channel device. The differences between output loading are the same as for the plot in Fig. 25. Figure the polarities and the transconductances of the *n*-channel and α can be used to determine t the polarities and the transconductances of the *n*-channel and 26 can be used to determine the output rise and fall times p-channel HIGFET can also be seen from the plots in Figs. 22 and logic propagation delays of static p-channel HIGFET can also be seen from the plots in Figs. 22 and logic propagation delays of static HIGFET logic for com-
and 23. Figure 22 is a plot of I_{DS} versus V_{DS} for various differ-
ent values of V_{GS} for a ps, $T_{\text{PLH}} = 190$ ps, and $T_{\text{PHL}} = 110$ ps. These values are typical. The output rise time is significantly greater than the fall time **GaAs STATIC COMPLEMENTARY LOGIC CIRCUITS** because, as mentioned previously, the transconductance of the PFET is significantly less than the transconductance of The availability of the *p*-channel device in GaAs HIGFET fab- the NFET. The PFET gate could be widened to compensate rication processes makes it possible to use the complementary for this. However, widening the gate would increase the ca-
static logic circuits that are so popular with silicon CMOS pacitive loading at the input of the log (13). A schematic diagram of an inverter is shown in Fig. 24 reduce the speed of the previous logic stage for both low-to-

Figure 22. I_{DS} versus V_{DS} curves for GaAs *n*-channel HIGFET.

Figure 23. I_{DS} versus V_{DS} curves for GaAs *p*-channel HIGFET.

overall speed of operation. Comparing the transient analysis gate. In this circuit, if either of the two inputs is high, then in Fig. 26 with the transient analysis in Fig. 9 illustrates the at least one of the two NFETs will be turned on and the out-
difference in speed between GaAs DCFL implemented with put will be pulled down to V_{ss} . Furth MESFETs and GaAs static complementary logic implemented be isolated from V_{DD} because at least one of the PFETs will

with HIGFETs. For the DCFL inverter, T_R is 150 ps (250 ps) faster), T_F is 50 ps (100 ps faster), T_{PLH} is 80 ps (110 ps faster), and T_{PHL} is 30 ps (80 ps faster). Thus, static complementary HIGFET logic is not as fast as DCFL implemented with GaAs MESFETs. However, with the exception of a small amount of leakage current, no power is consumed by the complementary HIGFET logic when the inputs are not changing. Power is consumed only when the inputs change states. Thus, power consumption for complementary HIGFET logic is normally lower than for MESFET DCFL. This makes complementary HIGFET logic preferable for portable, mobile, aeronautical, space-based, and other low-power applications. It will also work with lower power supply voltages than will MESFET **Figure 24.** GaAs HIGFET inverter. **Figure 24.** GaAs HIGFET inverter. **power supply, the output voltage of a rechargeable, single**cell, nickel-cadmium battery.

Other Boolean functions can be implemented with static high and high-to-low transitions. In general, balancing T_R complementary logic by using different circuit topologies and T_F or balancing T_{PH} and T_{PH} is not as critical as the (29.31). Figure 27 is a schema (29.31) . Figure 27 is a schematic diagram of a two-input NOR put will be pulled down to V_{SS} . Furthermore, the output will

Figure 25. GaAs HIGFET inverter dc transfer curve.

Figure 26. GaAs HIGFET inverter transient analysis.

HIGFETs. create almost any desired logic function.

be turned off. The output can be pulled high only if both inputs are low. For this combination of inputs, both PFETs will be on and both NFETs will be off. Thus, the Boolean NOR function is generated by the circuit in Fig. 27.

Figure 28 is a schematic diagram of a two-input NAND gate. In this circuit, both inputs must be high to turn on both NFETs and pull the output down to V_{SS} . Furthermore, if both input are high, then both PFETs will be off and the output node will be isolated from V_{DD} . If either input is high, then one of the NFETs will be turned off and the output will be isolated from V_{SS} . In this case, at least one of the PFETs will be on, and the output will be pulled high. Thus, the Boolean NAND function is implemented by this circuit.

With complementary static logic, multiple Boolean functions can be combined into a single logic gate. A four-input AND-OR-INVERT gate is shown in Fig. 29 that generates the logic function $f(A, B, C, D) = \overline{AB + CD}$. NFETs and PFETs **Figure 27.** GaAs static two-input NOR gate using complementary can be combined in a number of different circuit topologies to

Figure 28. GaAs 2-input NAND gate using complementary HIGFET_s

Logic circuits other than static complementary logic are possi-

ble with GaAs HIGFET fabrication processes. One very useful obtain reasonable noise margins and speed. Fig. 30 shows a
type of logic, which is completely compatible with static com-
plementary logic, is pass-gate logic. Pa duced power consumption—but it also offers reduced noise margins and speed.

Another type of logic circuit that is popular to use with GaAs HIGFET fabrication processes is source-coupled FET logic (SCFL) (29). A SCFL two-input NOR gate, implemented with GaAs MESFETs, was shown in Fig. 14. The circuit topology shown in Fig. 14 can also be implemented with HIGFETs. The main difference between MESFET and HIGFET SCFL circuits is that *n*-channel depletion-mode FETs are not available in GaAs HIGFET fabrication processes. Therefore, *n*channel enhancement-mode HIGFETs are used in place of the depletion-mode *n*-channel MESFETs shown in Fig. 14. This requires a change in the bias points of the differential part of the circuit and the level shifters. However, the basic circuit topology and operation stay the same. It should be noted that the use of PFETs is avoided in HIGFET SCFL circuits because they are not as fast as NFETs. The advantages and disadvantages of using HIGFET SCFL circuits are the same as for MESFET SCFL circuits—higher speed but increased power consumption, transistor count, and layout area.

Dynamic logic is also possible with HIGFET fabrication processes. A two-input NOR gate implemented with Two-Phase Dynamic Logic (TPDL) is shown in Fig. 31 (32,33). The operation of this circuit is similar to that of the TDFL circuit shown in Fig. 15. However, at the input to the circuit, parallel enhancement-mode *n*-channel and *p*-channel HIGFETs are used instead of a single, depletion-mode *n*-channel MESFET. Also, the gate is precharged through an enhancement-mode **Figure 29.** Four-input AND-OR-INVERT gate using GaAs comple- *p*-channel HIGFET rather than through a depletion-mode *n*mentary HIGFETs. This eliminates the need to distribute both channel MESFET. This eliminates the need to distribute both

 $\overline{\Phi}_1$ or Φ_2 and $\overline{\Phi}_2$ need be routed to any single logic stage. Case invironment? A look at single event upset in GaAs. 13th Annual
caded logic stages receive alternating clock signals: Φ_1 and *IEEE GaAs I* $\overline{\Phi}_1$ for the first logic stage, Φ_2 and $\overline{\Phi}_2$ for the next logic stage,
then Φ_1 and $\overline{\Phi}_1$ again, then Φ_2 and $\overline{\Phi}_2$ again, and so on. The
logic swing of TPDL is compatible with static complement 1992 logic swing of TPDL is compatible with static complementary and D. P. Siewiorek and R. S. Swarz, *Reliable Computer Systems De-*
1992. HICEFT logic which can directly drive TPDL However *sign and Evaluation*, 2nd ed. HIGFET logic, which can directly drive TPDL. However, *sign and Evaluation,* 2nd ed. Burlington, MA: Digital Press, 1992. when the output of a TPDL gate drives a static complemen- 10. T. R. Weatherford et al., Soft error immune LT GaAs ICs. 18th tary gate a dynamic latch is necessary because the output of *Annual IEEE GaAs IC Symp. Technical Annual IEEE GaAs IC Symp. Technical Digest,* pp. 329–332, the TPDL gate is not valid during the precharge portion of $\frac{11.56 \text{ J}}{11.5}$ D. J. Fouts et al., Soft error immune gallium arsenide ICs using the clock cycle A the clock cycle. As with MESFET-implemented TDFL, the use the D. J. Fouts et al., Soft error immune gallium arsenide ICs using
of TPDL circuits in HIGFET fabrication processes reduces corrs designs and foundries. 1997 *Gov*

The two most popular types of gallium arsenide field effect 16. *HSPICE User's Manual Volume 2: Elements and Models,* Chapter transistors for fabricating digital integrated circuits are MES- 5. Campbell, CA: Meta-Software, 1992. FETs and HIGFETs. There are a number of different practi- 17. H. Shichman and D. A. Hodges, Modeling and simulation of insucal logic circuits for use with both types of FETs, including lated-gate field-effect transistor switching circuits. *IEEE J. Solid*static logic, pass-gate logic, and dynamic logic. Design trade- *State Circuits,* **SC-3**: 285–289, 1968.

offs exist for all logic circuits with respect to noise margins, fan out, fan in, speed of operation, power consumption, logic function density, and ease of design.

GaAs logic circuits have very fast output rise and fall times and short logic propagation delays relative to silicon logic circuits. Although the power consumption of some GaAs logic circuits is high, comparisons between the power consumptiongate delay products for GaAs and silicon circuits indicate that GaAs circuits have an advantage over silicon circuits of four to five times in high-speed applications. However, silicon logic circuits are still preferred for low-speed and moderate-speed applications, or where the functional complexity of an IC requires over one million transistors. For space, military, and other applications requiring radiation tolerance, GaAs logic offers excellent hardness to total-dose and dose-rate effects. Furthermore, substantial progress has been made at reducing the sensitivity of GaAs logic to single-event upsets.

BIBLIOGRAPHY

- 1. S. I. Long and S. E. Butner, *Gallium Arsenide Digital Integrated Circuit Design,* Chapter 1. New York: McGraw-Hill, 1990.
- 2. L. E. Larson, J. F. Jensen, and P. T. Greiling, GaAs high-speed digital IC technology: An overview. *IEEE Computer,* **19** (10): 21– 27, 1986.
- 3. I. Deyhimy, GaAs VLSI. *1996 Government Microcircuit Applications Conf. Digest of Papers,* pp. 275–278, Mar. 1996.
- 4. J. Toole and R. Brown, GaAs Opportunities in High Performance Computing and Communications. *15th Annual IEEE GaAs IC Symp. Technical Digest,* pp. 3–6, Oct. 1993.
- 5. G. C. Messenger and M. S. Ash, *The Effects of Radiation on Electronic Systems,* 2nd ed., Chapter 11. New York: Van Nostrand Reinhold, 1992.
- **Figure 31.** GaAs HIGFET TPDL two-input NOR gate. 6. M. Simons, Radiation effects in GaAs integrated circuits: A comparison with silicon. *IEEE GaAs IC Symp. Technical Digest of Papers,* pp. 124–128, Oct. 1983.
- the Φ_1 and Φ_2 clock signals to every logic stage. Only Φ_1 and 7. T. R. Weatherford et al., Can digital GaAs be used in a space $\overline{\Phi}_0$ or Φ_0 and $\overline{\Phi}_0$ need be routed to any single logic stage. Cas-
e
	-
	-
	-
	-
	-
	-
	- *sign,* Chapter 3. Englewood Cliffs, NJ: Prentice Hall, 1986.
- **SUMMARY** 15. S. I. Long and S. E. Butner, *Gallium Arsenide Digital Integrated Circuit Design,* Chapter 2. New York: McGraw-Hill, 1990.
	-
	-
- 18. S. G. Peltan, S. I. Long, and S. E. Butner, An Accurate DC SPICE **GALVANOMETERS.** See AMMETERS; ELECTRIC CURRENT Model for the GaAs MESFET. *Proc. IEEE Int. Symp. on Circuits* model for the GaAs MESFET. Proc. IEEE Int. Symp. on Circuits
and Systems, pp. 6–11, May 1987.
19. W. R. Curtice. A MESFET model for use in the design of GaAs
GAMES, COMPUTER. See COMPUTER GAMES.
- integrated circuits. *IEEE Trans. Microw. Theory Tech.,* **MTT-28**: 448–456, 1980.
- 20. S. I. Long and S. E. Butner, *Gallium Arsenide Digital Integrated Circuit Design,* Chapter 4. New York: McGraw-Hill, 1990.
- 21. N. H. E. Weste and K. Eshraghian, *Principles of CMOS VLSI Design,* 2nd ed., Chapter 2. Reading, MA: Addision-Wesley, 1993.
- 22. S. I. Long and S. E. Butner, *Gallium Arsenide Digital Integrated Circuit Design,* Chapter 3. New York: McGraw-Hill, 1990.
- 23. N. H. E. Weste and K. Eshraghian, *Principles of CMOS VLSI Design,* 2nd ed., Chapter 4. Reading, MA: Addison-Wesley, 1993.
- 24. K. Tanaka et al., Super Buffer FET Logic (SBFL) for GaAs Gate Arrays, *Proc. 1985 IEEE Custom Integrated Circuits Conference,* pp. 425–428, May 1985.
- 25. S. Katsu, S. Shemano, and G. Kano, Source coupled FET logic—A new current mode approach to GaAs logics. *IEEE Trans. Electron Devices,* **ED-32**: 1114–1118, 1985.
- 26. M. Morris Mano, *Digital Design,* 2nd ed., Chapter 2. Englewood Cliffs, NJ: Prentice Hall, 1991.
- 27. V. Friedman and S. Liu, Dynamic logic CMOS circuits. *IEEE J. Solid-State Circuits,* **SC-19**: 263–266, 1984.
- 28. K. R. Nary and S. I. Long, GaAs two-phase dynamic FET logic: A low-power logic family for VLSI. *IEEE J. Solid-State Circuits,* **27**: 1364–1371, 1992.
- 29. B. Bernhardt et al., Complementary GaAs (CGaAs): A high performance BiCMOS alternative. *17th Annual IEEE Gallium Arsenide IC Symposium Technical Digest,* pp. 18–21, Oct. 1995.
- 30. D. E. Grider et al., 0.7 micron gate length complementary A10.75Ga0.25As/In0.25Ga0.75As/GaAs HIGFET technology for high speed/low power digital circuits. *IEEE Int. Electron Devices Meeting Technical Digest,* pp. 331–334, 1992.
- 31. P. P. Ruden et al., High performance complementary logic based on GaAs/InGaAs/AlGaAs HIGFETs. *IEEE Int. Electron Devices Meeting Technical Digest,* pp. 117–120, 1989.
- 32. K. A. Shehata, *Low-Power High-Speed Dynamic Logic Families for Complementary Gallium Arsenide (CGaAs) Fabrication Processes,* Ph.D. Dissertation, U.S. Naval Postgraduate School, Monterey, CA, Sept. 1996.
- 33. D. J. Fouts, K. A. Shehata, and S. Michael, Dynamic logic families for complementary gallium arsenide (CGaAs) fabrication processes, *40th IEEE Midwest Symposium on Circuits and Systems,* Sacramento, CA, Aug. 1997.

Reading List

- S. I. Long and S. E. Butner, *Gallium Arsenide Digital Integrated Circuit Design,* Chap. 2. New York: McGraw-Hill, 1990.
- S. J. Harrold, *An Introduction to GaAs IC Design.* Englewood Cliffs, NJ: Prentice Hall, 1993.
- O. Wing, *Gallium Arsenide Digital Circuits,* Norwell MA, NJ: Kluwer Academic Publishers, 1990.
- R. Soares, *GaAs MESFET Circuit Design,* Norwood MA: Artech House, 1988.

IEEE Gallium Arsenide IC Symposium Technical Digest, all years. *IEEE J. Solid State Circuits,* various issues.

> DOUGLAS J. FOUTS TODD R. WEATHERFORD U.S. Naval Postgraduate School