puter systems to personal computers, fax machines, home ap- logic chips were successfully manufactured (5). pliances, automobiles, and children's toys. The creation and explosive growth of an entirely new class of personal portable devices, such as pagers, cellular phones, and personal-data **WAFER FABRICATION** assistants have been made possible with increasingly smaller, faster, logic ICs that consume less power than ever before. Logic ICs consist of logic devices (circuits) interconnected with The amount of logic that can be integrated on a single silicon wires on a single piece of silicon called a "die" or chip. The die has grown from the four devices interconnected on the chips are manufactured on thin disks of purified silicon called first integrated circuit in 1958 to 12 million individual circuits wafers. In the 1970s silicon wafers 75 mm in diameter (apin 1998. In that same time span, the speed at which these proximately 3 in) were the standard (6). Average wafer size circuits operate has increased from less than 1 MHz to more increased to 125 mm in the 1980s and again to 200 mm in than 400 MHz. As circuits become smaller, they also become the 1990s, with 300 mm wafer capability predicted to be onless expensive. Personal computers that surpass the million- line before 2000. Hundreds of chips are manufactured simuldollar mainframes of the 1970s in terms of function, perfor- taneously on a single 200 mm wafer. The exact number per

mance, memory and storage can be purchased at the local office supply store for less than \$1000 (1).

Amazing advances and innovations made in manufacturing technology, circuit design, and the software programs to design these chips made the explosion of highly complex, inexpensive integrated logic circuits possible. The exponential growth in function and complexity is expected to continue well past the year 2000, allowing integration of entire systems on a chip. The minimum device geometry defining transistor size is expected to decrease to below one tenth of one micron (Table 1) allowing 100 million transistors to be packed in a square centimeter of silicon. With the successful integration of materials, such as copper and silicon germanium, circuits manufactured in the future will run faster and dissipate less power, fueling development of new logic-IC-based applications. The logic-IC market represents approximately 16% of the rapidly expanding semiconductor market. It generated more than \$23 billion in revenue in 1996, a figure expected to more than double by the year 2001.

## **GROWTH IN CIRCUIT DENSITY**

Modern-day electronics began with the invention of the transfer resistor, also known as the transistor, in 1947 by William Shockley and his team at Bell Laboratories (3). In 1958 the integrated circuit was born when Jack Kilby at Texas Instruments successfully interconnected, by hand, several transistors, resistors, and capacitors on a single substrate. During the following 40 years, scientists and engineers developed methods to integrate hundreds, thousands, and eventually millions of circuits onto a single piece of silicon, and at the same time, improved the speed and reduced the cost of those circuits. In 1965, Gordon Moore, founder of both Fairchild Semiconductors and the Intel Corporation quantified the amazing increase in the density of the integrated circuit with ''Moore's law'' which states that the number of circuits on a chip roughly doubled every 12 to 18 months, a trend he expected will continue into the foreseeable future (4). This prediction has proved to be extremely accurate during the last 30 years and has driven the pace of innovation and integration in the semiconductor industry.

**LOGIC ARRAYS** The generations of circuit growth are classified as smallscale integration (SSI), medium-scale integration (MSI), Logic integrated circuits, (ICs) or logic "chips," are found in large-scale integration (LSI), very large scale integration an increasing number of applications that affect our everyday (VLSI), and ultralarge scale integration (ULSI), correspondlives. The use of logic integrated circuits has gone from the ing roughly to  $10^2$ ,  $10^3$ ,  $10^4$ ,  $10^5$ , and  $10^6$  circuits per chip. The exclusive world of government projects and huge com- era of ULSI became a reality in 1995 when the million-gate

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright  $\odot$  1999 John Wiley & Sons, Inc.

**Table 1. Semiconductor Industry Association's Technology Roadmap***<sup>a</sup>*

	1997	1999	2001	2003	2006	2009	2012
Feature size $(\mu m)$	0.25	0.18	0.15	0.13	0.10	0.07	0.05
Logic transistors/ $\rm cm^2$	8M	14M	16M	24M	40M	64M	100M
Logic chip size (mm)	$22 \times 22$	$25 \times 32$	$25 \times 34$	$25 \times 36$	$25 \times 40$	$25 \times 44$	$25 \times 52$
Wafer diameter (mm)	200	300	300	300	300	450	450
Maximum wiring levels	6	$6 - 7$	7	7	$7 - 8$	$8 - 9$	9
Minimum mask count	22	$22 - 24$	23	24	$24 - 26$	$26 - 28$	28
Chip frequency (MHz)							
Across chip ASIC $(HP)^b$	400	600	700	800	1100	1400	1800
Across chip ASCI $(CP)^b$	300	500	600	700	900	1200	1500
Max power watt/die							
With heat sink (HP)	70	90	110	130	160	170	175
Battery/hand-held	$1.2\,$	1.4	1.7	2.0	2.4	2.8	$3.2\,$
Minimum power $(V_{dd})$	$1.85 - 2.5$	$1.5 - 1.8$	$1.2 - 1.5$	$1.2 - 1.5$	$0.9 - 1.2$	$0.6 - 0.9$	$0.5 - 0.6$
Number of chip I/Os							
$Chip-to-package$ (HP)	1450	2000	2400	3000	4000	5400	7300
Chip-to-package (CP)	600	975	1195	1460	1970	2655	3585
Number of package pins/balls							
ASIC (HP)	1100	1500	1800	2200	3000	4100	5500
Microprocessor/(CP)	600	810	900	1100	1500	2000	2700

*<sup>a</sup>* Ref. 2.

 $$ 

wafer varies with chip size. Logic circuits are created by using resulting power dissipation per device drops at an even glass masks, UV light, and successive layers of insulators and greater rate. Reducing the size of the transistor by a factor of conductors to print detailed circuit patterns on a wafer. Poly- two results in a circuit that runs twice as fast and dissipates silicon is used to create transistor gates, and ''dopants,'' such 25% of the power if the input voltage to the circuit is also as phosphorous or boron, are embedded into the wafer by dif- reduced by a factor of 2. Continued reduction in circuit size fusion or implantation to form negative- and positive-conduct- through repeated device scaling would logically result in ing regions. Then the circuits are interconnected by wires faster, more densely packed chips that dissipate less power formed by depositing patterns of successive layers of metal than previous generations. (usually aluminum) and an insulator with additional masks. The advantages of ideal scaling, however, cannot be fully Wires are connected to the circuits with "contacts" made of realized because of certain second-order effects that require metal, such as tungsten. A completed wafer is sealed with a modifying the simple scaling approach (7 metal, such as tungsten. A completed wafer is sealed with a modifying the simple scaling approach (7). Compatibility with final layer of insulator before it is diced into individual chips. existing power supplies and ICs f final layer of insulator before it is diced into individual chips. existing power supplies and ICs from previous generations<br>The number of masks required to create a logic chip varies prevents input voltages from being sca among semiconductor manufacturers, but it can easily exceed size. Providing multiple voltage supplies is costly and imprac-

The incredible growth rate in the number of circuits that can<br>be manufactured on a chip is the result of reducing the mini-<br>mum transistor feature size, larger chips, and improving the or "interconnect" delay problems at t mum transistor feature size, larger chips, and improving the or ''interconnect'' delay problems at the chip level. Although<br>reaction of the circuits on these chips (7). The concernent circuits become smaller from one gener packing efficiency of the circuits on those chips (7). The con-<br>tinued reduction in transistor size is known as device "scal-<br>ing". The transistor size is typically measured by the length<br>tions on a given die. Larger chips ing." The transistor size is typically measured by the length tions on a given die. Larger chips result in longer cross-chip<br>of the "channel" or "gate" through which the electrons flow wires (global wires), which causes an of the "channel" or "gate" through which the electrons flow wires (global wires), which causes an in increase in delay<br>when the transistor is active. Transistors with gate lengths through those wires. Critical paths that d when the transistor is active. Transistors with gate lengths through those wires. Critical paths that determine the overall<br>less than 0.5 um have been in volume production since the performance of a circuit are usually dom less than 0.5  $\mu$ m have been in volume production since the performance of a circuit are usually dominated by global early 1990s (8). Leading-edge logic suppliers have announced wires, so faster circuits do not necessari early 1990s (8). Leading-edge logic suppliers have announced wires, so fadevices with gate lengths of 0.15  $\mu$ m that will enter volume chips (7,10). devices with gate lengths of 0.15  $\mu$ m that will enter volume production before the year 2000. Through the eras of SSI, MSI, and LSI, the effect of in-

1980s to predict the speed, power, and packing density of cir- on an integrated circuit's maximum performance was domicuits that could be achieved as device sizes were reduced nated by intrinsic gate delay (the speed at which a signal (scaled). Ideal scaling predicts that the delay through a device propagates through a device). When transistor gate length dedecreases at the same rate as device size. As circuit size de- creased below  $1 \mu m$  in the VLSI era, the interconnect-related creases, delay decreases, resulting in faster circuits. If the delay began to equal or exceed the gate delay and ICs could voltage level of the circuit is reduced at the same rate, the no longer be accurately predicted by simply applying the de-

prevents input voltages from being scaled with the transistor 20, depending on the wiring levels used (Table 1). tical in many applications. Continued scaling of the device size, while keeping the voltage level constant, causes electromigration (the transport of atoms due to current flow) and **DEVICE SCALING VERSUS PACKING DENSITY** other reliability-related problems forcing reduction in the

The theory of device scaling (9) was used in the 1970s and terconnect delay (caused by wire resistance and capacitance)

# **540 LOGIC ARRAYS**

than 0.5  $\mu$ m), the interconnect delay can account for more ner, aluminum wires used for on-chip interconnects also bethan 80% of the overall chip delay. The intrinsic gate delay come more susceptible to electromigration (12). Electromigrafor 0.35  $\mu$ m designs is around 100 ps, whereas the potential tion generates electrical opens and shorts between on-chip estimated delay for a 2 mm interconnect wire can be as high wires, causing circuits to fail. This has become a major interas 600 ps (11). connection failure mechanism in VLSI and ULSI circuits (7),

level required changes to chip-design methods, design tools, creasing on-chip clock frequencies. and the basic algorithms used to calculate device and in- Aluminum (specifically an aluminum/copper alloy) has

tional to the width of the wire and, therefore, increases as place (13). wires become thinner (10,11): The successful use of copper metallization for on-chip in-

$$
R = L/W \tag{1}
$$

vice scaling theory (10). At deep-submicron gate lengths (less In addition to becoming more resistive as they become thin-Calculating accurate chip delays at the deep-submicron impacting chip reliability. The problem is exacerbated by in-

terconnect delay. The basic equations used to calculate delay been the interconnect material of choice for semiconductor cirthrough a circuit have evolved from 5 to 7 term equations in cuits for more than 30 years because of its relatively low rethe early 1990s to equations with more than 20 terms in 1998 sistivity (compared to polysilicon), good adhesion to silicon that provide nonlinear scaling of temperature and voltage, in- and silicon dioxide, bondability, patternability, and ease of deput transition degradation caused by *RC* effects, and more position. Aluminum is also easily purified (it does not contamcomplex capacitive loading. inate the IC with undesirable impurities) and is a readily Interconnect-related delay has increased because of in- available, low-cost material (7). For high-performance logic creasing average wire length (*L*) and also because of decreas- designs with features below 0.25  $\mu$ m, however, the delay ing average wire width (*W*). As wire widths are scaled down caused by increased wire resistance and electromigration failwith the devices, they become more resistive, slowing down ure associated with aluminum interconnects is a barrier to the electron flow through the wire. Resistance (*R*) is propor- meeting the density, speed, and power targets of the market-

terconnects was announced by IBM in late 1997 and will be used in volume chip production in 1998 (Fig. 1). When com-



Figure 1. The insulator between the chip wiring levels has been etched away to show the six individual layers of wiring. Both the metal lines and the vias that connect the wiring levels are made of copper. The transistors connected by these wires are  $0.12 \mu m$  long. Photograph courtesy of the IBM Corporation,  $\odot$  1997.

pared to aluminum, copper is 40% less resistive, is a better conductor, and is far less susceptible to electromigration. There are major drawbacks to using copper, such as lack of a viable etch technology to pattern the wires on the silicon wafer and copper's tendency to diffuse into silicon and the other layers that form the logic device, which changes basic electrical properties and destroys the transistors (13,14). A protective barrier that isolates the copper wires from the active devices and can be used in volume production took decades to develop (14). Metal is deposited and planarized, rather than etched, by a damascene process and chemical-mechanical processing (CMP), originally developed for aluminum and extended to dual-damascene for use with copper.

## **DIGITAL PROCESS TECHNOLOGY**

Approximately 94% of digital logic circuits are designed in the complementary metal-oxide semiconductor (CMOS) process. Bipolar, once the dominant IC technology, now represents only 6% of the logic IC market and is expected to decline to less than 2% by the year 2001 (16). *n*MOS devices, which dominated the late 1970s and 1980s are no longer in production. CMOS replaced these technologies because it combines high packing density, high speed, and high yield with low power dissipation (7). Although most bipolar devices were<br>faster than CMOS and *n*MOS circuits were denser, CMOS<br>prevailed because it dissipates far less power per circuit. As<br>the input to the inverter. "Z" is the output. became the fundamental barrier to integrating more circuits polygon shapes drawn on silicon wafer to create the transistors. (15). Densely packed ICs running at high speeds generated more heat than IC packages could effectively dissipate, creating high-temperature-induced reliability problems. As a re-<br>sult CMOS became the technology of choice for VLSI and be-<br>cuits to run longer from battery-powered sources. Both of sult CMOS became the technology of choice for VLSI and be-<br>yond (7,15).<br>these features are critical for success in the growing market

oxide semiconductor field-effect transistor (MOSFET). The computers. name CMOS stands for complementary MOS and refers to the use of both types of MOSFET transistors, *n*-channel and *p*-channel (17) [Fig. 2(a)]. The term metal-oxide semiconduc-<br>**LOGIC CLASSIFICATIONS** 

zero because it is connected to ground through the  $nMOS$ .<br>When the value at the input changes to ground (a logic 0), correct design approach for any given logic application must the *n*MOS transistor turns off and the *p*MOS turns on. The output is pulled up to the power-supply  $(V_{dd})$  value through the *p*MOS transistor and becomes a logic 1 (18). Because the *n*MOS and the *p*MOS are not on at the same time (overlapping states are minimal), a dc-conducting path is never formed between power and ground, and the steady-state current from  $V_{dd}$  to  $V_{ss}$  is almost zero. Minimum power dissipation translates into circuits that run cooler (release less heat), which enables the use of inexpensive plastic packages and reduces the need for space-consuming external heat sinks and **Figure 3.** Logic family classifications.



these features are critical for success in the growing market The active device used in all MOS circuits is the metal- of portable personal devices, such as cell phones and laptop

tor stems from using metal to form the gate in early transis-<br>
corrections. Modern devices have polysilicon gates, making the term<br>
CMOS a misnomer (7).<br>
CMOS anisometron illus-<br>
The layout view of a simple CMOS inverter



## **542 LOGIC ARRAYS**

time and also the design experience required to implement formance, density, and turnaround-time trade-offs. In stanthe product. dard-cell circuits, all process layers are customized. With

Full-custom IC design is the oldest and most complex of the<br>ASIC design methods. In full-custom, every device on-chip<br>(transistor, diode, resistor, etc.) and their interconnections<br>are individually designed to occupy minim

Standard-cell, gate-array and programmable-logic devices verifies the circuit functionality, performance (speed), and reshare the characteristic of using predesigned circuits placed liability. in a structured array on a die. The interior of the array con- Logic IC designers use elements from this circuit library to sists of a series of circuit rows that contain the logic circuits implement their individual chip's function. Because the logic and input/output (I/O) circuits for off-chip drivers and receiv- circuits have been predesigned by the ASIC vendor, the logicers, usually arranged in a ring around the periphery of the chip designer is not required to be an expert in transistor chip. The number of I/O locations and circuit rows, the cir- layout or the ASIC vendor's target process. Because the circuits per row, and the spacing between the rows are prede- cuits have been preverified or characterized on a test chip, fined by the ASIC manufacturer. The three semi-custom de- the risk of finding performance or functional errors in an indisign approaches differ in the method used to design and vidual logic circuit has been mitigated. Standard cells are de-

take into account performance, density, cost, and turnaround interconnect the base logic circuits which translates into pergate-array only the metal layers vary from one circuit type to **Full-Custom Design** another. Programmable-logic devices containing identical

mathy familiar with the logic function they read esigning and<br>molecular standard cell. Standard cell is currently the fastest grow-<br>from the logic function that is implemented. They must also<br>more than distribute it is a

**Custom Design Semi-Custom Design Semi-Custom Design** by a logic-chip and "characterized" by the ASIC vendor before it is used by a logic-chip designer. During characterization, the vendor





*<sup>a</sup>* Refs. 19–22.

*b* n/a = not available. PLDs are less dense than gate-arrays, but because of the varying architectures which implement different numbers of equivalent gate-array 2-way NANDs per PLD cell, an accurate comparison cannot be made.



grams can be used. The combination of all these features cuit rows. Logic circuits, RAMs, register arrays, and logic allows standard-cell ICs to be designed in far less time, and ''cores'' (large, predesigned blocks of circuits) are placed in the without requiring the circuit design skills needed for the full- internal area of the logic array. I/O circuits are placed around

each unique circuit type (e.g., inverter). Therefore, chips containing standard-cell circuits must begin silicon processing with a blank wafer and use custom masks at all levels. Once designed, the transistors and corresponding mask/polygon shapes of a standard-cell inverter are reused each time the inverter is used. These transistor sizes and mask shapes, however, may have little commonality with those used in the standard-cell AND circuit (Fig. 5). Standard-cell circuit designers can change the size of the diffusion area to create the optimal size *p*MOS and *n*MOS transistors required by the circuit. Circuits designed to drive a large number of other circuits on-chip require larger transistors than those designed to drive a single element. Polysilicon gates can be jogged to accommodate optimal placement of contacts and wires. Individual gates within a circuit can be electrically isolated from each other by creating separate diffusion polygons. This level of customization results in extremely dense circuit layouts using only the number of transistors required to implement the circuit function. Efficient circuit layouts enable denser chip

**Figure 4.** The Power3 microprocessor is an example of custom logic and contains over 15 million transistors. It was fabricated in a hybrid 0.25 to 0.35  $\mu$ m process and is used in IBM RS6000 workstations. The high density is achieved using highly customized circuits and layout techniques. Photograph courtesy of IBM Corporation, © 1998.

signed to a common height, so that automated layout pro- mated layout programs that pack the cells efficiently in circustom approach. the periphery of the array in a ring-like structure [Fig. 6(a)] All mask layers in standard-cell circuits are customized for where they can be wired to the IC package connections (20).



**Figure 5.** The layout of a standard-cell inverter is quite different designs.<br>
Unlike custom circuits, standard cells are designed within<br>
certain restrictions, or boundary conditions, to provide effi-<br>
cient automated placement and wiring at the chip level. Con-<br>
sistent or "standard"-cell power and ground busses, and common diffusion boundary of the inverter and AND circuit are the same, a feature that allows conditions on the right and left of the cell (Fig. 5) permit auto- an automated placement program to pack into circuit rows efficiently.



**Figure 6.** (a) A sample logic IC footprint. Circuit rows occupy the interior. I/O circuits form a ring structure around the periphery of the array. The white rectilinear shapes represent register arrays or logic cores that can be incorporated into the circuit row area.  $V_{dd}$  and  $V_{ss}$  metal lines are not included in Figs.  $6(a)$ ,  $(b)$ ,  $(c)$ , and  $(d)$  to make the circuit structures more viewable.  $(b)$ An enlarged view of several I/O circuits and their corresponing wire bond pads. (c) An enlarged view of several circuit rows containing both standard-cell and gate-array circuits. If the two circuit types are designed using common boundary conditions, they can coexist on the same chip. This technique, known as "gate-array backfill," is supported by some ASIC vendors to enable metal-only changes to a standard-cell design (41). (d) An enlarged view of circuit rows that contains only uncommitted gate-array circuits. In the array architecture depicted, the circuit layouts are mirrowed or ''flipped'' from one row to the next to allow the *p*-MOS and *n*-MOS transistors to share mask shapes at the boundary.

Making connections between individual circuits (intercon- plete the connection (Fig. 7). nect) requires additional layers of metal. Metal wires on odd- A very large portion of a VLSI chip's area is used for inter-

Routing programs contact the input and output nodes on same direction (e.g., horizontally or east to west), while wires each circuit and connect them to other circuits with metal on the even-numbered levels (e.g.,  $M_2$ ,  $M_4$ , and  $M_6$ ) run in perwires. Routing within a circuit (intraconnect) is predefined by pendicular direction (e.g., vertical or north to south direction). the circuit layout and is usually accomplished using only the The wire direction is alternated on each level to help minifirst metal layer  $(M_1)$ . Megacells, such as RAMs, register mize cross talk between the wiring planes (25). Wires on difarrays, or logic cores, may use two or more levels of metal ferent levels are connected to each other by a hole, or "via," within the circuit, but these are exceptions. made between the wiring planes and filled with metal to com-

numbered levels (e.g.,  $M_1$ ,  $M_3$ , and  $M_5$ ) generally run in the connecting the circuits (25). Allowing wires to be placed on



**Figure 7.** This photograph, taken by a scanning electron microscope tional custom mask levels.<br>(SEM) shows a cross section of the multiple layers of interconnect on **Recause the cost of gaps** 

multiple levels that can via down to the circuits and to each<br>
other means that less chip area has to be reserved for wires<br>
between the circuits and the circuits can be more densely<br>
packed. The number of available metal

tion layers (e.g., diffusion, implants, polysilicon, and *n*-well)

number required to form a NAND gate. Before contact and metal shapes are added, these transistors have not been committed to any particular logic function. Contact shapes and the first level of metal are used for the intracell connections that turn the uncommitted transistors into circuits (Fig. 8). Subsequent metal and via layers are used to interconnect the newly formed circuits to each other.

Gate-array designs are similar to standard-cell designs in that they also use predesigned and preverified circuit libraries in the targeted semiconductor process (21). The organization of the die area, or die ''footprint'', is also similar. Logic circuits are placed in the interior of the chip, and I/O circuits are placed at the perimeter. RAMs and other megacells can coexist with gate-array circuits. However, they are usually designed by custom or standard-cell methods and require addi-

(SEM) shows a cross section of the multiple layers of interconnect on<br>a logic-array chip. The metal lines on layers  $M_1$ ,  $M_3$ , and  $M_5$  run in<br>the horizontal direction (East to West), and metal lines on layers  $M_2$ <br>a dard-cell design can require more than 20 masks, depending

**Gate-Array Design.** Gate arrays differ from standard-cell timized for individual circuit implementations. Because the individual transistors within a circuit are diffusion cannot be personalized for each circuit, it canno diffusion cannot be personalized for each circuit, it cannot be designs because the individual transistors within a circuit are diffusion cannot be personalized for each circuit, it cannot be not customized. Only the conta not customized. Only the contact, wiring, and via mask levels broken into two shapes to create two isolated diffusion nodes<br>are unique to a particular chin design (21). A predefined pat-<br>as in standard-cell. Selected gates are unique to a particular chip design (21). A predefined pat- as in standard-cell. Selected gates must be tied to ground to<br>term of identical transistors is used in gate-array designs in- create the isolation, thereby was tern of identical transistors is used in gate-array designs, ir-<br>respective of individual chin function. Therefore, many ASIC tors within a gate-array circuit boundary may not be required respective of individual chip function. Therefore, many ASIC tors within a gate-array circuit boundary may not be required<br>vendors prefabricate wafers containing the transistor-definition to implement a particular cell fun vendors prefabricate wafers containing the transistor-defini- to implement a particular cell function, resulting in more<br>tion layers (e.g., diffusion, implants, polysilicon, and n-well) wasted silicon area. In simple circ and "stockpile" them for later use. NORs, the difference may be negligible, but for more complex A gate-array design consists of rows of transistors, usually circuits, such as a two-stage latch, the gate-array circuit may arranged in two pairs of *n*- and *p*-channels, the minimum be significantly larger than the corresponding standard-cell



**Figure 8.** A gate-array circuit is shown before and after customization. The transistors in (a) have not been interconnected to implement any logic function. In (b) metal and contact shapes make the required *p*-MOS to *n*-MOS and gate-to-gate connections to implement a two-input sistors in (a) have not be<br>to implement any logic<br>to metal and contact shape<br>quired *p*-MOS to *n*-MOS<br>efore<br>connections to implem<br>AND function (AND2). AND function (AND2).



Two-stage latch implemented in standard-cell Size = 9 cell units



Two-stage latch implemented in gate-cell  $Size = 12$  cell units

circuit (Fig. 9). Larger gate-array circuits translate into larger configured using programmable switches built from either chips, which may translate into higher costs per chip. SRAM cells or antifuses. An SRAM-based FPGA can be repro-

**Figure 9.** The difference in standard-cell and gate-array is that the circuit area density becomes obvious in larger circuits, such as a twostage latch. The standard-cell implementation occupies a total of nine array cell locations. The gate-array implementation of the same function requires twelve cells, a 30% area increase.

use more  $M_1$  wiring for intracell connections than equivalent part from its circuit board. The programming of an antifusestandard cells, which impacts wireability at the chip level. based FPGA is irreversible and hence supports only one-time

1980s (20), has been declining in popularity in the 1990s in into small units of logic which correspond to the number of favor of standard-cell ICs and programmable-logic devices devices in a single FPGA logic cell. The content of the logic (PLDs). Standard-cell ICs are taking over the high-density, cell can vary between FPGA products. The most common cell high-performance market whereras PLDs are moving in on types are look-up table (LUT) and multiplexer-based (28). the low-end, gate-array market (less than 50,000 gates). Gate- Programmable-logic devices are the most expensive of the array designs are expected to represent less than 20% of the logic-array products (Table 2) on a per circuit basis and have ASIC market in 1998, down from almost 40% in 1995. During the lowest performance but offer the fastest time to market. the same period, both standard-cell and PLD design starts These characteristics make PLDs the device of choice for loware expected to experience a growth rate of approximately volume, low-gate count, and short-life cycle applications and 25% (23). for prototyping designs that eventually migrate to gate-array

that can be customized by the end user to implement different refine the design and add new features (29). PLDs also offer designs (28). Users purchase PLDs "off the shelf" from the a cost advantage over other logic-array types because they do manufacturer and program the circuits by using software pro- not require paying NRE to the logic manufacturer on a per grams and sometimes specialized hardware to implement a design basis. Application customization is accomplished elecparticular function. PLDs are usually divided into three cate- trically by the end user, not by applying unique mask levels gories: simple programmable-logic devices (SPLDs), complex during chip fabrication.<br>programmable-logic devices (CPLDs), and field-programma- PLDs are one of the

The SPLDs, in existence since the early 1970s, have a max-<br>imum capacity of several hundred gates and are typically (23). The average gate count in PLDs has been steadily inused to implement simple control logic and "glue" logic. They creasing, allowing PLD use in applications traditionally imconsist of planes of interconnected AND and OR circuits ''pro- plemented in gate-array. Many vendors have increased FPGA grammed'' by fuses or EPROM switches. A CPLD has multi- and CPLD performance enough to serve the needs of many ple SPLD-like blocks on a single chip and can accommodate CMOS gate-array applications (29). In 1995, 60% of all CMOS thousands of gates. CPLDs are used to integrate several gate arrays were used in applications at 40 MHz or less. Sev-SPLDs onto a single chip and can be used to implement eral vendors offer programmable devices running at speeds of counters, decoders, and more complex glue logic. The CPLDs 50 MHz to 70 MHz, and some exceed 100 MHz. As a are programmed using EPROM or electrical-EPROM PLDs are capturing the low-end, gate-array market (less than (EEPROM) technology. Those using EEPROM technology 50,000 gates) and starting in 2001 are expected to replace have the significant advantage of supporting "in-system" pro- gate arrays at densities under 100,000 gates (23). gramming, that is, the device can be programmed or reprogrammed without removing it from the circuit board. Devices using EPROM technology must be removed from the **TESTING LOGIC INTEGRATED CIRCUITS** board and erased using UV light before they can be reprogrammed. After logic-ICs are manufactured, they must be tested to de-

highest gate density of the programmable devices. They can "faults." Initial testing is performed at the wafer level to integrate more than 100,000 devices on a single chip and are avoid placing defective ICs in packages. Wafers are placed in

Gate-array circuits are usually slightly slower (26,27) and grammed an unlimited number of times without removing the Gate-array design, which dominated standard-cell in the programming. Designs implemented as FPGAs are mapped

or standard-cell. The on-site programmability provided by **Programmable-Logic Devices.** Programmable-logic device certain CPLD and FPGA architectures enables designers to (PLD) is a general term that refers to an integrated circuit get prototype systems up and running and then in get prototype systems up and running and then incrementally

programmable-logic devices (CPLDs), and field-programma-<br>ble gate arrays (FPGAs).<br>market, and are expected to grow at a compound annual e gate arrays (FPGAs).<br>The SPLDs, in existence since the early 1970s, have a max- growth rate (CAGR) of nearly 25% between 1995 and 2001  $(23)$ . The average gate count in PLDs has been steadily in-50 MHz to 70 MHz, and some exceed 100 MHz. As a result,

FPGAs became available in the mid 1980s and support the termine if any of the chips contain manufacturing defects or

electrical contact with the I/O pads on each die. The tester flops) in an IC are connected in series to form one or more applies electrical signals to the input pads and compares the shift-register structures called scan chains. The beginning of signals on the output pads to expected values. The series of each scan chain is connected to a unique chip primary input. input signals and expected output signals applied to the die The end of each chain is connected to a chip primary output. are called test patterns or test vectors. Chips that pass wafer- When testing the IC, data values (test patterns) can be level testing are diced, packaged, and tested again before be- shifted or ''scanned'' into the individual flip-flops using special ing shipped to the end customer. the end customer of the step-clock control signals. Then the clock signal(s) that control

different ways. The goal is to create a set of vectors that tests to exercise the combinational logic which propagates new val-<br>the internal logic circuits or "nodes" in a design and isolates use into the flip-flops. The t the failing circuit if a defect is present. Traditional methods out these new values and compare them to expected values. use a subset of the patterns written to test the function of the Register arrays and logic cores can be included in an IC scan logic as it was being designed and simulated. As chip sizes chain and tested by this method if designed using full-scan began to exceed 75,000 to 100,000 circuits, writing functional DFT techniques. Embedded RAMs and ROMs are typically test cases that considered all possible permutations became tested using built-in self test (BIST) circuitry. The BIST logic virtually impossible. The test coverage (the ratio of faults that itself is tested with full-scan. Using scan, a million-gate IC practically by the functional test method was approximately the total chip pins, which allows the chip manufacturer to use 90%, leaving many circuits untested (30). less expensive, lower pin-count testers (33) (Fig. 10).

thousand gates in 1997 to over 1.3 million gates by 2002 (42). quality components (34).

a test fixture called a probe station that makes temporary In scan-based design the internal storage elements (e.g., flip-The patterns applied to test logic ICs can be derived in the logical operation of the IC are activated for a single cycle ues into the flip-flops. The test clocks are activated to scan can be detected to all possible faults) that could be achieved with hundreds of pins can be tested using a small subset of

Effective testing of VLSI-scale logic requires alternative Test patterns for chips designed by full-scan DFT techmethods based on design-for-test (DFT) technique (31). Scan- niques can be automatically generated with automatic-testbased DFT techniques, used to test large logic ICs by compa- pattern-generation (ATPG) software. The resulting test covernies, such as IBM for more than 20 years, are gaining in pop- age (the ratio of faults that can be detected to all possible ularity as average chip size is expected to increase from 200 faults) achieved can be very high  $(99.5\%)$ , resulting in high-



Figure 10. Figure 10 depicts scannable flip-flops, RAM and ROM BIST logic, and a scannable logic core connected into scan chains. Each scan chain originates at a chip primary input and terminates at a primary output. Boundary scan techniques can also be supported including the IEEE 1149.1 standard for board-level testing.

## **548 LOGIC ARRAYS**

ing overall speed, cost, and reliability of logic ICs and the port 300 or more pins. systems in which they are used. An IC package must connect In the 1980s, surface-mount packages became popular bethe chip to external signals and power, remove the heat gen- cause chip packages could be soldered directly to the board's erated by the circuit, and provide physical protection from the surface without requiring drilled through-holes. Packages surrounding environment. Increases in circuit speed and den- could be mounted on both sides of a board, greatly increasing sity drive the need for higher performance packages with board-level density. Then quad-flatpack (QFP) designs (plasmore I/O. On-chip circuitry has become so fast that more than tic and ceramic) with densely packed leads on all four sides 50% of the total system delay now is attributed to the pack- evolved and are the dominant logic packaging technology of ages. This figure is expected to increase to more than 80% the 1990s. by the year 2000 (7). Increased use in consumer applications A bare logic die is usually connected to the package leads demands cheaper, smaller, lighter, and more reliable (internal package connections) with wire-bonding or "flippackages. chip'' techniques. The wire-bonding process attaches the I/Os

pin-grid-array (PGA) packaging technologies dominated. Both usually aluminum. As the I/O circuits are more densely body that were mounted and then soldered in holes drilled in the package with individual wires without causing shorts (7). a circuit board. The DIP package body was plastic and had a Bonding wires are characterized by large parasitic inductance

**LOGIC PACKAGING AND PIN COUNTS** maximum of 64 pins extending from two opposing sides. PGAs were generally made of ceramic, had an array of pins Packaging plays an increasingly important role in determin- along the entire bottom surface of the package, and could sup-

In the 1970s and early 1980s, dual-in-line pin (DIP) and on a chip to the package lead frame with individual wires, package types had metal pins extending from the package packed together, it becomes more difficult to bond them to



**Figure 11.** (a) A plastic QFP is shown in the bottom left-hand corner. Three package views of a plastic PGA (PBGA) package appear at the top of the picture. The leftmost view shows multiple rows of solder-ball connections on the bottom surface of the package. The empty space in the center of the package is where the die is attached on the opposite side. The view in the center is the top view of the package. A wire-bonded die is underneath the black epoxy bearing the ASIC vendor logo. The rightmost view shows the bottom view of a PBGA that has solder-ball connections covering the entire bottom surface of the package. The solder-ball pattern used is determined by the number of connections required by the chip and the spacing of the balls required for card attachment. The package in the lower right-hand corner is the bottom view of a CBGA, containing several hundred, densely packed, solder-ball connections. Cutaway views of the dieattach methods used in QFP and the BGA packages are depicted in (b), (c), and (d). The package view in the center of (a) is a multilayer ceramic MCM. This MCM contains 36 chips. Connections between these chips are in the wiring layers internal to the white ceramic substrate. Photograph courtesy of the IBM Corporation, Copyright 1998.

	1995	1996	1997	1998	1999	2000
DIP $(\%)$	1.0	1.1	0.7	0.6	0.5	0.3
$PGA(\%)$	12.0	8.0	6.0	4.0	$3.0\,$	$1.0\,$
$QFP(\%)$	74.0	76.3	65.3	45.9	44.5	39.0
$BGA(\%)$	9.0	11.0	24.0	34.0	44.0	50.7
$\mathrm{Other}^b\ (\%)$	4.0	3.6	4.0	5.5	8.0	9.0
		Percent Package Usage-by Pin-Count Range				
Under 44-pin	$\theta$	$\mathbf{0}$	$\bf{0}$	$\bf{0}$	$\theta$	$\mathbf{0}$
$44 - 132$ -pin	9.5	7.7	6.7	5.4	$3.0\,$	$1.0\,$
133-195-pin	26.7	25.7	21.3	19.0	15.0	11.0
196-244-pin	29.0	29.0	26.0	24.0	20.0	17.0
245–304-pin	19.1	19.9	22.0	22.0	24.0	26.5
305–388-pin	14.0	14.1	15.1	15.9	17.9	18.9
389–456-pin	0.4	1.0	4.5	5.1	7.0	9.8
457–503-pin	0.1	0.8	1.0	3.1	4.2	6.0
Over 503-pin	0.1	0.3	0.4	0.5	0.7	0.8
Bare die	1.1	$1.5\,$	$3.0\,$	5.0	8.0	9.0

**Table 3. Percent Package Usage by Type***<sup>a</sup>*

*<sup>a</sup>* Ref. 35, courtesy Dataquest Inc./Gartner Group.

*<sup>b</sup>* Includes chip carrier and bare die.

IBM, solves many of the problems associated with wire-bond- high inductance associated with the lead frame and the lack ing techniques and is becoming increasingly popular in the of impedance control. merchant market. It is a direct-chip-attach technology that Ball-grid array (BGA) packages are the fastest growing attaches the bare die to the package substrate by using solder logic package type, with market share expected to grow from<br>bumps placed on the surface of the IC. After bumping, the  $24\%$  in 1997 to nearly 75% of the mark bumps placed on the surface of the IC. After bumping, the 24% in 1997 to nearly 75% of the market in the year 2000.<br>
chip is flipped over and the bumps are aligned with the con-<br>
Ball-grid array packages connect to board a chip is flipped over and the bumps are aligned with the con-<br>tact pads on the package substrate. The entire assembly is solder balls  $(90\% \text{ lead}/10\% \text{tin})$  distributed across the bottom tact pads on the package substrate. The entire assembly is solder balls (90% lead/10%tin) distributed across the bottom<br>placed in a furnace to reflow the solder balls and establish a surface of the package [Fig. 11(a) (c)

this satisfied the pin-count need of 76% of logic chips in 1997, to a module substrate using the flip-chip method. Chip-to-chip applications requiring over 300 pins are rapidly growing (T<sub>a</sub> connections within the module a applications requiring over 300 pins are rapidly growing (Ta- connections within the module are accomplished with multi-<br>ble 3). Higher QFP I/O counts are limited by the fine pitch of ple wiring layers in the ceramic subst ble 3). Higher QFP I/O counts are limited by the fine pitch of the leads which exit the package (pitch is the distance mea- available wiring planes ranges from as few as three to nearly sured from the edge of a pin or wire to the same edge of the one hundred (for multilayer ceramic substrates), allowing adjacent pin or wire). The 0.4 mm pitch on current QFPs many chips [Fig. 11(a)] with high I/O counts to be interconmakes package-to-board connections extremely difficult and nected.

and can vary in length within a single package, making accu- creates a fragile package highly susceptible to lead deformarate calculation of package electrical parameters difficult. tion prior to assembly (36). QFPs are not well suited to high-Flip-chip technology, invented more than 30 years ago by performance applications because of the long signal paths,

placed in a furnace to reflow the solder balls and establish a<br>surface of the package [Fig. 11(a),(c),(d)]. Because the I/O con-<br>bond between the chip and package. Flip-chip technology nections are not limited to the peri

Quad-flatpacks (QFPs) [Fig. 11(a), (b)] using wire-bond<br>chip attach are the package of choice for low-cost and low-pin<br>count (less than 200 pins) logic ICs and account for 65% of<br>the package. This feature, in addition to l

speeds continue to increase.<br>
GFPs can support approximately 300 L(Os (36) Although ual chips into a single packaged module. Chips are attached QFPs can support approximately 300 I/Os (36). Although ual chips into a single packaged module. Chips are attached



**Figure 12.** A representative ASIC design flow. Boxes outlined with bold lines are sign-off points between the chip designer and the ASIC vendor. The process steps between the Initial Design Review and the Release to Layout are generally performed by the ASIC logic designer. The process steps between Release to Layout and Release to Manufacturing are generally performed by the ASIC vendor.

**Figure 13.** A portion of logic at different levels or abstraction or ''views.'' The HDL view is independent of any particular ASIC vendor's circuit library. The netlist view shows the design in its technology-dependent postsynthesis form. The implementation is more detailed than in the HDL view and has been mapped to specific circuits in an ASIC vendor's library. The physical view depicts the logic in terms of the area it occupies on the silicon die.

## Physical view



and the ability to dissipate a large amount of heat, MCMs are entered using a text editor on a Windows or UNIX-based the highest performing and most reliable of the logic pack- workstation. Verilog and VHDL are much like programming ages. MCM technology has been in production since the 1970s languages, like C or Pascal, but they have been specifically but is used in relatively few applications. The cost of the designed for describing hardware behavior. Verilog and multilayer ceramic technology makes MCMs the most expen- VHDL are functionally equivalent. The choice of one over the sive package option (7), so that they have traditionally been other is driven primarily by the experience base of the design used only in the highest performing applications, such as group, the tool set available to the designers to process the mainframe processor units. HDL, and, possibly, by organizational dictates, such as those

Logic chips are designed by using a combination of hardware<br>and software tools. Workstations are the most common hard-<br>and software tools. Workstations are the most common hard-<br>ware platform for designing custom, standard

independent Hardware Description Language (HDL), a for-<br>mat very similar to a programming language, to describe the ASIC vendors' libraries. design's functionality (Fig. 13). In the second phase, the design is translated into a technology-dependent netlist that **Design Analysis**

function. This functionality is typically specified in a document, such as a functional specification, and written in a nat- the design needs to be corrected. ural language (English) to facilitate its development and to A more recent addition to the design analysis phase is make it accessible for review by all project team members. power analysis. For a growing number of customers, the Once the specification is finalized, the designer translates the power consumption and dissipation of their designs are bespecification into a form that can be understood by software coming critical factors. Early feedback on design power retools to direct the creation of silicon. The two principal design quirements allows designers to make timely design trade-offs description methods are HDLs, generally used for designs of to achieve power targets. 20,000 to 30,000 gates or more, and schematic capture, an The traditional method for calculating power has been priolder method, suitable only for sub-30,000 gate designs and marily pen and paper calculations using technological inforgenerally less often used today. mation provided by the ASIC vendor and switching informa-

Because of the extremely short chip-to-chip connections The two dominant HDLs are Verilog and VHDL. Both are of the US government, which requires that all designs be written in VHDL. Verilog dominates the US merchant ASIC **LOGIC DESIGN PROCESS** market, whereas VHDL prevails in Europe, the US govern-

tially equivalent. Both HDLs have execution control state-**Design Views** ments based on the state of a signal called CLK, and both During the course of the design process, design data exists in<br>several different formats or views. As the design progresses,<br>it becomes less abstract, more specific to, and optimized for a<br>particular technology. Each step

consists of a series of instances of circuits from the ASIC ven-<br>dor's library, interconnected to implement the functionality<br>described in the previous view. In the last phase, the design<br>process of analyzing what was ente resulting output values from the design or ''output vectors'' **Design Entry** are captured and compared to expected values. If the output The designer's first task is to describe the design's intended values compare, the simulation is said to "pass." If the actual function. This functionality is typically specified in a docu-<br>output values differ, then the s

DMA Controller					
<b>VHDL</b>	Verilog				
entity DMA1 is	module DMA1(CLK, REST, FIFO_RESTART,)				
port (CLK : IN STD_LOGIC; RESET : IN STD LOGIC; $\cdot$ $\cdot$ $\cdot$	input CLK; input RESET; $\cdots$				
FIFO_RESTART: BUFFER STD_LOGIC;	output FIFO_RESTART;				
$\cdots$ --*process to create latches architecture DATAFLOW of DMA1 is	$1/$ * process to create latches				
process	always				
begin wait until (CLK'EVENT and $CLK = '1')$ ; OUT END1 L2 $\leq$ = OUT END1 SIG; $OUT\_END1\_LL12 \le = OUT\_END1\_L2;$ $OUT\_END2\_L2 \le = OUT\_END2\_SIG;$ OUT END2 L1L2 $\leq$ = OUT END2 L2; $\cdot$ $\cdot$ $\cdot$ end process;	begin: block_578 $\&$ (posedge CLK); OUT END1 $L2 \le 00T$ END1 SIG; $OUT\_END1\_LL12 \leq 0UT\_END1\_L2;$ $OUT_END2_L2 \leq = OUT_END2_SIG;$ OUT_END2_L1L2 $\leq$ = OUT END2 L2; $\sim$ $\sim$ $\sim$ endmodule;				

**Figure 14.** Logic from a DMA controller can be described in multiple HDLs. This figure shows equivalent VHDL and Verilog descriptions.

signs. Estimates of the amount of power a design consumes sumption. Synthesis tools have matured during the past 5 to and dissipates before it has been mapped to a specific technol- 8 years and are used in virtually all ASIC design starts today. ogy can vary by more than 50% from the actual silicon even The inputs to the logic synthesis process are the HDL dewhen using CAD tools. Therefore, power estimation should sign description (VHDL or Verilog), the design constraints, be repeated after technology implementation to obtain more and the synthesis library provided by the ASIC vendor. The accurate predictions. output of the synthesis process is a netlist, which is a list

The technology optimization process takes a technology-inde-<br>
pendent description of a design and maps it to a library of<br>
logic circuits provided by an ASIC vendor, thereby making<br>
the design technology-dependent. This ph

statements into more primitive functions, it searches this li-<br>brary to find a match between the functions required and TI88 for another instance of NOR3.4. The instance names brary to find a match between the functions required and U88 for another instance of NOR3\_4. The instance names<br>those provided in the library. When a match is found, the U87 and U88 were generated by the synthesis tool as those provided in the library. When a match is found, the U87 and U88 were generated by the synthesis tool as it synthesis tool copies the function into the design (instantiates manned the HDL function into logic circuits synthesis tool copies the function into the design (instantiates mapped the HDL function into logic circuits, such as NOR3\_4.<br>the circuit) and gives it a unique name (cell-instance name). Signals generated by the synthesis and mapped (synthesized) to logic circuits. Potentially hun- n276. Signals explicitly named in the HDL, such as sload and dreds, even thousands, of different logic circuits combinations CLK, are retained. Notice that sload and CLK feed into a cir-<br>can implement the same logical function. The combination cuit that generates the signal s ref ct chosen by a synthesis tool is determined by the design con- the technology-independent source in Fig. 15(a). straints provided by the designer. The constraints define the Figures  $15(c)$  and (d) contain the refctr postsynthesis net-

tion supplied by the customer. This method is inadequate in driven primarily by performance criteria may use larger, terms of scope and accuracy for today's power-conscious de-<br>faster circuits than one driven to minimize a faster circuits than one driven to minimize area or power con-

of circuit instances interconnected to implement the logical **Technology Optimization**<br> **The netlist can be written in several**<br>
different formats or languages. The dominant netlist languages are considered in the distribution of the design. The netlist languages are considered in t

tomer requirements. The optimization process is divided into<br>subprocesses: logic synthesis, test insertion, clock planning that assign the value of a signal s\_load to a signal<br>s\_ref\_ctr\_out based on the status of CLK.

Logic Synthesis. Logic synthesis transforms a design's HDL<br>
rigure 15(b) depicts a post synthesis schematic view of a<br>
representation into technology-specific logic circuits. An ASIC<br>
vendor provides the logic circuits in

Signals generated by the synthesis tool as it mapped the This process continues until all statements are broken down HDL to logic circuits appear with names, such as n275 and cuit that generates the signal s\_ref\_ctr\_out, as described in

design's performance, power, and area targets. A design list output in VHDL and Verilog, respectively. The circuits

s ref ctr out

Z

 $T^{\frac{n277}{}}$ 

Z

```
entity
    port (COUNT in std_ulogic_vector(5 downto 0);<br>CLK in std_ulogic.
    CLK in std_ulogic,<br>RESET out std_ulogic)
                      out std<sup>-</sup>ulogic);
architecture refctr–rtl of refctr is
   signal s_ref_ctr_out : std_ulogic;
  signal s_load = <br>s_next_ctr_val : std_ulogic-vector(5 downto 0);<br>s_counter_input : std_ulogic-vector(5 downto 0);
   signal s<sub>-</sub>load : std<sub>-ulogic;</sub>
                                                                                                       D–F–LPH0001–4
  s<sup>-</sup>counter-input : std<sup>-</sup>ulogic-vector(5 downto 0);<br>s-counter-output : std<sup>-</sup>ulogic-vector(5 downto 0);
                                                                                                        D
                                                                                         Z
                                                                             A
  s_counter_output : std_ulogic-vector(5 downto 0);<br>s_reset : std_ulogic-vector(5 downto 0);
                                  : std_ulogic-vector(5 downto 0);
                                                                                                         E
begin
                                                                               NOR3s<sub>reset</sub>(0) <= RESET;
                                                                             A
                                                                                                       s–ref–ctr–out–reg
                                                                                         Z
                                                                             B
process(CLK)
                                                                             C
  begin
                                                                                                           A AND2–8
                                                                                              n275
                                                                                 U87
                                                                                                      O
  if (CLK = '1') and (not CLK'stable) then
                                                                                               n276
                                                                                                        \mathcal{C}s_counter_output <= s_counter_input and not s_reset;
                                                                                                      П
                                                                               NOR3–4
     s_ref_cetr_out \leq s_load;A
                                                                                                            U89
  end if;
                                                                                         Z
                                                                             B
                                                                             C
  end process;
                                                                                 U88
                                                                                             CL<sub>K</sub>
end refctr rtl;
                                  (a) (b)
entity refctr is
                                                                 module refctr (COUNT, CLK, RESET,REF);
   ...
                                                                      ...
                                                                    INVERT–A U68(.Z(s–load), A(n265)),
architecture SYN–refctr–rtl of refctr is
                                                                   NOR 4\bar{U}87(.Z(n275), .A(COUNT[3]),...
component INVERT–A
                                                                      .B(COUNT[4]), C(COUNT[0]), )port(Z:out std_logic; A:in std_logic),
end component
                                                                   NOR3–4 U88(.Z(n276),.A(COUNT[0}),
                                                                      .B(COUNT[2]), .C(COUNT[1]) );
component NOR3–4
  port(Z:out std–logic, A,B,C:in std–logic);
                                                                    AND2–8 U89(.Z(n277),.A(n275),
end component;
                                                                      . \overline{B(n276)} :
component AND2–8
                                                                 D F LPH0001 4 s ref ctr out reg(.L2(s ref_ctr out),
  port(Z:out std–logic;A,B:in std–logic);
                                                                      .D(sload).E(CLK);
end component,
                                                                      ...
                                                                 end module;
component D–F–LPH0001–4
   port(L2:out std_logic,D,E:in std_logic);
                                                                                             (d)
end component,
   ...
begin
  U69:INVERT–A port amp(Z=>s–load,A=>n265);
  U87:NOR3 4 port map(Z=>n275, A=>COUNT(3),
       B = >C\overline{O}UNT(4), C=>count(0));
  U88:NOR3–4 port map(Z=>n276,A=>COUNT(5),
       B = >COUNT(2), C = >count(1);
   s–ref–ctr–out–reg:D–F–LP0001–4 port map(L2+>
       s–ref–ctr–out–reg,D+>s–load,E=>CLK);
end SYN–refctr–rtl;
```
(**c**)

**Figure 15.** (a) A technology-independent description of a function called refctr. The portion of the VHDL within the dotted box is shown in three equivalent technology-dependent views. (b) A logic schematic. (c) Technology-dependent gate-level VHDL. (d) Technology dependent gatelevel Verilog.

described, along with net names and instance names are ex- **Test Insertion.** Test insertion consists of inserting strucactly the same. The difference is in the descriptive syntax. tures into the design to enable a complete and efficient manu-EDIF syntax is more verbose, and the associated data volume facturing test. Nonscan latches and flip-flops are replaced of an EDIF netlist is a drawback. Nonetheless, EDIF is an with scannable versions and connected into scan chains. Scan industry standard and is accepted by almost every electronic test clocks are introduced and connected to the appropriate design automation (EDA) tool on the market. pins on the latches, memory elements (SRAMs or ROMs), and

scannable logic cores (Fig. 10). All scan test clocks are brought **Design Verification** out to predesignated chip primary inputs that will be contacted at wafer and module test time. Scan chains are con-<br>nected to chip primary inputs and outputs to allow scanning<br>test patterns in and out by tester software. T

ogy optimization process is planning and inserting the clock drastically reduced. Nonetheless, it is still advisable to verify network. Every ASIC design has at least one clock. Many of the technology-manned version of the network. Every ASIC design has at least one clock. Many of the technology-mapped version of the design. The traditional<br>the large and more complex ASIC designs have multiple verification method is to resimulate the gate-le the large and more complex ASIC designs have multiple verification method is to resimulate the gate-level version of clocks, in some cases, twenty or more. The manner in which the design The process is straightforward. The clocks, in some cases, twenty or more. The manner in which the design. The process is straightforward. The gate-level ver-<br>the clock network is propagated throughout the design to the sign of a design should produce the ex the clock network is propagated throughout the design to the sion of a design should produce the exact same functional re-<br>clocked circuits (such as latches, flip-flops and other logic cir-sults as the presynthesis version cuits that need to be synchronized with the clock signal) can same set of stimuli (input vectors). Unfortunately, as designs vary from vendor to vendor and involves trade-offs among exceed 100,000 gates, the elapsed time required to rerun sim-<br>various design parameters: die area, delay through the clock ulation vectors becomes probibitive. Desig various design parameters: die area, delay through the clock ulation vectors becomes prohibitive. Designs of up to one mil-<br>network to the clocked circuits (latency), the variation in clock lion gates can take weeks or mor arrival time at the various clocked elements (skew), and the plete functional verification. Boolean equivalency checking is<br>power generated by the clock network as it switches.

Because clock networks are usually the most power-hungry nets in a design, design techniques such as clock-gating<br>are particularly important for chips used in portable applications (37). The clocking methodology must comply with the<br>DFT requirements to maintain design testab

groups of circuits on a die and analyzing the effect of that placement in terms of design performance and routability. ond version of the design, and the logical expressions are com-The need for floor planning arose as circuits became smaller pared for equivalence. Although the comparison of the two and the length of the wires that interconnected those circuits designs is exhaustive, it is not driven by evaluating different began to dominate design performance trade-offs. This is of- design states created by input vectors. No input or output vecten referred to as one of the "deep-submicron" (<0.5  $\mu$ m) de- tors are required. Compared to the hundreds of hours resign paradigms where interconnect delay dominates the delay quired by simulation, verification of a 500,000 gate design<br>through the individual circuits or gates. Integrating floor through formal verification can be done in through the individual circuits or gates. Integrating floor planning into the prelayout portion of the methodology allows three hours. the designer to consider the physical design implementation BEC can also be used to compare two technology-dependuring the logic-design process. With floor planning, trade- dent versions of a design for equivalence, such as comparing<br>offs on design partitioning,  $I/O$  assignment, and macro loca- the post-test insertion version of the offs on design partitioning, I/O assignment, and macro location assignments can be made early, thereby avoiding costly from logic synthesis or the postlayout version of a design design iterations between layout and synthesis. against the prelayout version.

By physically placing groups of logic on a die, more accurate estimates can be made of the wire lengths within the **Testability Verification.** Testability verification ensures that logic groups (shorter, faster nets) and the wires interconnect- the design, as implemented by a specific set of circuits, can be ing them (longer, slower nets). More accurate estimation of tested in the manufacturing facility. Most new ASIC designs wire lengths that interconnect the logic on-chip translates are migrating to scan-based design techniques that allow auinto more accurate wire-delay predictions, which greatly af- tomatically analyzing the logic for compliance with test refect the overall design timing. The wire-length estimates from quirements by using DFT software. Compliant designs refloor planning can be passed back to the synthesis tool and quire no further action on the part of the customer to support used to further optimize the selection of logic gates chosen to manufacturing test. Test patterns are automatically gener-<br>implement a function. The floor-plan grouping information ated by ATPG software. A variety of scanimplement a function. The floor-plan grouping information ated by ATPG software. A variety of scan-based methods exist<br>can also be passed directly to the ASIC vendor's detailed (e.g., level-sensitive scan design, mux-based can also be passed directly to the ASIC vendor's detailed place-and-route tools. This can improve the turnaround time supported in varying degrees by ASIC vendors. through the design center for the die layout. Floor planning also helps to monitor the actual design size which eliminates **Timing Verification.** The purpose of timing verification is to discovering later (during the layout phase) that a design has determine if a design, once mapped to a specific library of outgrown its target die size. circuits, meets the specified performance target. Traditional

logic. The test-insertion process must be done in accordance<br>with the ASIC manufacturer's design-for-test (DFT) require-<br>ments to allow automatic generation of test patterns for man-<br>ufacturing test. the design is resimula tion process. As synthesis tools have matured, the likelihood **Clock Planning and Insertion.** The last phase of the technol- of introducing functional errors during synthesis has been ogy optimization process is planning and inserting the clock drastically reduced Nonetheless it is s sults as the presynthesis version of the design, given the lion gates can take weeks or more of simulation time to coman alternative verification method that requires less time.

the technology optimization process, but the method is very **Floor Planning.** Floor planning is the process of placing different. A BEC tool breaks down a design into a set of Bool-<br>bups of circuits on a die and analyzing the effect of that ean or logical expressions. This process

methods based on gate-level simulation are being replaced by Most layout tools place circuits most efficiently from an coverage issues. timing are largely a manual process and may require the chip

(under best- and worst-case conditions) in a single timing run. methods are timing-driven, that is, the placement algorithm Static timing on a large design (for example, 860,000 gates) in the tools consider the performance constraints of the design can be achieved in two to three hours, compared to the many as the circuits are placed. To drive the layout process, some days or weeks required to get equivalent coverage (if possible) ASIC vendors use the timing information developed by the using delay simulation. The move away from timing simula- chip designer for timing sign-off with a static timing analyzer tion and toward static timing analysis is the industry trend, (5,38). Then the placement tools work to create a layout that and ASIC vendor support for static timing is becoming more has the most efficient area utilization and meets the timing common. assertions. If, after placement, paths remain that do not meet

library-specific design verification checks is usually provided circuits and by the ASIC vendor. These checks verify a variety of ASIC is achieved. by the ASIC vendor. These checks verify a variety of ASIC is achieved.<br>
vendor requirements, Examples include verifying that all in-<br>
Because the assertions completely describe the timing pervendor requirements. Examples include verifying that all input pins on each circuit in the design are used (connected to formance targets of the design, the optimization can be per-<br>another circuit) and verifying that all circuits that communi-<br>formed without intervention from the another circuit) and verifying that all circuits that communi-<br>cate to tester equipment are located in the required  $I/O$  slots out requiring resynthesizing the design, which can translate cate to tester equipment are located in the required I/O slots.

The layout process involves physically implementing the de-<br>sign in silicon. Layout is traditionally performed by the ASIC slaced using the grouping and preplacement information from sign in silicon. Layout is traditionally performed by the ASIC placed using the grouping and preplacement information from<br>vendor at ASIC design centers. The design centers may be floor planning) and bierarchical (individu vendor at ASIC design centers. The design centers may be floor planning), and hierarchical (individually placing routing<br>located at the actual silicon foundry site or at satellite loca-sections of the die and interconnecti located at the actual silicon foundry site or at satellite loca-<br>the die and interconnecting these sections with<br>clones.<br> $\alpha$ 

ns. global wires) placement approach.<br>Layout can be broken into two different steps: place and after the circuits are placed the Layout can be broken into two different steps: place and After the circuits are placed, they are interconnected, ac-<br>route and the return of postlayout timing values to the chip cording to the netlist specification by auto route and the return of postlayout timing values to the chip cording to the netlist specification, by automated routing pro-<br>designer (back-annotation). Floor planning can be considered grams. The manner in which the circu designer (back-annotation). Floor planning can be considered grams. The manner in which the circuits are interconnected<br>part of the layout process, part of the technology optimization depends on many factors, including the part of the layout process, part of the technology optimization depends on many factors, including the minimum and maxi-<br>process, or both, and can be performed by either the customer mum wire widths and spacing between wir process, or both, and can be performed by either the customer mum wire widths and spacing between wires allowed by the<br>or the ASIC vendor. Floor planning straddles the traditional manufacturer: the number of available wiri or the ASIC vendor. Floor planning straddles the traditional manufacturer; the number of available wiring connection front end (that is, the logic-design process) and the back end points on each circuit; and the number of front end (that is, the logic-design process) and the back end points on each circuit; and the number of layers of wiring<br>(the physical-design process) and helps to yield optimum re-<br>available. More levels of wiring transl (the physical-design process) and helps to yield optimum re- available. More levels of wiring translate into the ability to sults from both. Because early, prelayout floor planning is an interconnect more circuits on a given die, allowing for denser, essential ingredient to successfully designing deep-submicron more integrated designs. Wiring p essential ingredient to successfully designing deep-submicron more integrated designs. Wiring programs attempt to make<br>ASICs, floor planning has already been discussed in the Tech-all the interconnections described in the ASICs, floor planning has already been discussed in the Tech-<br>nology Optimization section.<br>mated program cannot find a solution for all nets manual

vendor and then retimed to see if the original performance vention on a large, complex design is extremely time-consum-<br>target was achieved. If the performance target was missed, ing it may be more efficient to adjust the target was achieved. If the performance target was missed, ing, it may be more efficient to adjust the placement of the the customer had to change the logic. This often meant resyn-circuits and rerun the routing program th the customer had to change the logic. This often meant resyn-<br>tion of the remaining nets by hand Final timing of a chin is ner-<br>the remaining nets by hand Final timing of a chin is nercation and place-and-route steps. Multiple iterations through formed after placement and routing is complete. this process to achieve timing closure could add weeks or even months on top of the original schedule. With floor planning, **Timing Back-Annotation.** Timing back-annotation is the earlier analysis can be done by the customer and the design process of extracting timing information from earlier analysis can be done by the customer and the design process of extracting timing information from one design step<br>to analyze in an earlier step. For example classic back-anno-

ing and interconnecting groups or clusters of logic, whereas die is known once a design is placed and routed, the correplace and route involves placing and interconnecting each cir- sponding wire delay can be calculated with great accuracy. cuit on a die. With today's large chips (containing over 1 mil- Then this delay information is extracted from the layout and lion logic gates), place and route is comparable to solving a is written in a form that the simulator can understand. The jigsaw puzzle with hundreds of thousands of pieces. From the industry standard for this type of delay information is the chip designer's perspective, the end result must fit in the allo- Standard Delay File (SDF). cated area and must also meet the performance targets, and The SDF can be read into a simulator for postlayout, gateall this must be achieved on schedule. In addition, the ASIC level timing verification. This process is orders of magnitude vendor has more criteria for success in terms of technological slower than gate-level simulation without timing and is im-<br>constraints (e.g., no electromigration) and testability (i.e., practical for large designs. Repeati

static timing analysis because of long run times and design- area standpoint. Adjustments to that placement to improve Static timing analysis allows examining all paths on a die designer to change the actual logic. Advanced place-and-route the specified timing, a series of automated placement optimi-**Prelayout Technology Checks.** A final set of technology- and zation routines are run, varying the drive strength of logic<br>rary-specific design verification checks is usually provided circuits and relocating clock driver c

into real time-to-market savings. Timing-driven layout can handle a range of design sizes from less than 50,000 to over<br>
<sup>2</sup> million gates, and can accommodate a flat (all circuits are<br>
The layout process involves physically implementing the de-<br>
placed on the die simultaneously)

mated program cannot find a solution for all nets, manual Traditionally, designs were placed and routed by the ASIC routing of some nets may be required. Because manual inter-<br>vendor and then retimed to see if the original performance vention on a large complex design is extremel the remaining nets by hand. Final timing of a chip is per-

to analyze in an earlier step. For example, classic back-annotation uses postlayout delay information in a timing simula-**Place and Route.** Floor planning consists primarily of plac- tion. Because the actual distance between logic circuits on the

practical for large designs. Repeating static timing analysis test-related circuits are properly connected). after layout, using back-annotated resistance and capacitance



**Figure 16.** This system-on-a-chip contains several cores: a PowerPC The ability to produce faster logic ICs that consume and microprocessor, a Rambus high-speed memory interface, an analog discipate less power will contin microprocessor, a Rambus high-speed memory interface, an analog dissipate less power will continue to be a significant driver of phase-locked loop, multiple RAMs and register arrays; all integrated<br>with hundreds of thousan

## **TRENDS**

One of the most important trends in logic-IC design in system-level integration (SLI), also called system-on-a-chip 1. L. M. Terman, The role of microelectronics in data processing, (SOC) design. Now microprocessors. ASIC logic, and analog Sci. Amer., 237 (3): 162-179, 1977. (SOC) design. Now microprocessors, ASIC logic, and analog functions, once discrete components on a board, can be inte- 2. Semiconductor Industry Association (SIA) Roadmap 1997, *The* grated onto a single piece of silicon. SLI is a result of millions *National Technology Roadmap for Semiconductors*, 1997 Ed., Aus-<br>of available circuits and also of the increasing availability of tin, TX: SEMATECH, 1997. of available circuits and also of the increasing availability of predesigned, preverified logic functions called "cores." A core 3. R. R. Schaller, Moore's Law—Past, Present, and Future, *IEEE*<br>can be either "hard" or "soft." implemented as fixed mask Spectrum, 34 (6): 53–59, 1997. can be either "hard" or "soft," implemented as fixed mask shapes or as synthesizable logic, respectively. Both types have 4. G. E. Moore, Cramming more components onto integrated cirthe advantage of being preverified and available "off the cuits, *Electron. Mag.*, April 19, 114–117, 1965. shelf" for incorporation into a new design. The availability of 5. A. M. Rincon, M. Trick, and T. Guzowski, A proven methodology predesigned, preverified logic allows chip designers to inte-<br>
grate functions more quickly and get designs to market faster<br> *cuits Conf.*, 1996, pp. 45–52. grate functions more quickly and get designs to market faster than if all logic were designed from scratch (39). SLI ASICs 6. C. C. Chuang, Semiconductors (Fabrication), *Kirk-Othmer Ency*-<br>are entering the market at a rapid pace, with many high-<br>*clopedia of Chemical Technology*, vo are entering the market at a rapid pace, with many highvolume applications slated to use the technology, including ley, 1982, pp. 634–654. personal electronics, video games, set-top boxes, portable com- 7. H. B. Bakoglu, *Circuits and Packaging for VLSI,* VLSI System puting, portable communications, and multimedia (32). Fig- Series, Reading, MA: Addison-Wesley, 1990. ure 16 shows an SLI ASIC containing an embedded micropro- 8. J. G. Petrovick et al., A 300 K Circuit ASIC Logic Family, *IEEE* cessor (PowerPC 401), a mixed analog-digital high-speed *Custom Integr. Circuits Conf.,* 1990. memory interface (Rambus), an analog phase-locked loop 9. R. H. Dennard et al., Design of ion-implanted MOSFET's with (PLL), multiple SRAMs and register arrays (RAs), and appli- very small physical dimensions, *IEEE J. Solid State Circuits,* **SC**cation-specific standard-cell logic. The processor, Rambus **9**: 256–267, 1974.

memory interface, PLL, RAMs, and RAs were implemented as hard cores. Soft-core logic for a serial port unit was also used.

SLI ASICs are expected to grow from approximately 20% of the standard-cell market in 1997 to over 60% of the market by 2002 (42), thereby dominating new ASIC design starts. As designs continue to grow in size and complexity, the ability to verify design function adequately is becoming the gate to shortening development cycles. Approximately two-thirds of design team resources are devoted to verification. The volume of test-bench code is growing at a much faster rate than the design itself. SLI ASIC design is driving new verification methodologies that involve hardware-software cosimulation, cycle-based simulation, and more abstract design languages (system-level design languages or SLDs).

nication applications. The resulting BiCMOS silicon germanium technology shows promise because of its incredible information, is becoming a popular alternative for postlayout performance (65 GHz) and because it can be integrated into<br>existing CMOS manufacturing lines (40) existing CMOS manufacturing lines (40).

Final Checking and Release to Manufacturing. The last step<br>in the affordability of building new and more advanced man-<br>in the logic design process involves generating the mask<br>shapes used in the fabrication process and th

## **BIBLIOGRAPHY**

- 
- 
- 
- 
- 
- 
- 
- 
- 
- nection on the time delay of VLSI circuits, *IEEE J. Solid State* 48, March 14, 1997. *Circuits,* **SC-17**: 275, 1982. 38. J. J. Engel et al., Design methodology for IBM ASIC products,
- 11. J. Gallant, Deep-Submicron geometries dictate new approaches *IBM J. Res. Dev.,* **40** (4): 387–406, 1996. to ASIC design, *EDN Mag.*, 65-73, June 8, 1995. 39. A. M. Rincon et al., Core Design and System-on-a-Chip Integra-
- 12. S. A. Schwartz, Semiconductor theory and applications, *Kirk-* tion, *IEEE Des. Test Comput.,* **14** (4): 26–35, 1997. *Othmer Encyclopedia of Chemical Technology,* vol. 20, 3rd ed., 40. R. Wilson, IBM leads the charge to SiGe production—surge in New York: Wiley, 1982, pp. 601–633. *New York: Wiley, 1982, pp. 601–633.*
- 13. R. Dornseif, IBM transfers first copper metallization process into *Times,* January 1998. production, *Dataquest Perspective, ASICs Worldwide Technology* 41. R. Gregor et al., A one-million-circuit CMOS ASIC logic family,
- 14. Soul of a new chip, *Think Mag.,* **64** (1): 16–27, 1998. 23.1.4.
- *Mag.,* **2** (1): 16–31, 1986. *quest, ASIC/SLI Worldwide, Market Trends,* April 16, 1998.
- 16. M. A. Olsson, Logic 2001, *Dataquest Perspective,* Semiconductors Worldwide, SEMI-WW-DP-9707, June 16, 1997.<br>
C. J. Mars Legie clamate IC lagis family argusting and chance and the second property of the international Business Machines
- 17. G. L. Moss, Logic elements: IC logic family operation and charac-<br>teristics, in J. C. Whitaker, (ed.), *The Engineering Handbook*, Corporation Corporation Boca Raton, FL: CRC Press, 1996, pp. 1613–1622.
- 18. M. R. Zargham, S. Tragoudas, and J. L. Seely, Integrated circuits: Layout, placement and routing, in J. C. Whitaker, (ed.),<br>
The Electronics Handbook, Boca Raton, FL: CRC Press, 1996,<br>
pp. 581–590.<br>
19. J. L. Seely, Integrated circuits: Application-specific integrated<br>
circuits in
- circuits, in J. C. Whitaker, (ed.), *The Electronics Handbook*, Boca Raton, FL: CRC Press, 1996, pp. 591–602. **LOGIC CIRCUITS, COMBINATORIAL.** See COMBINA-
- 20. C. K. Erdelyi et al., Custom and semi-custom design, in S. Groto TIONAL CIRCUITS. (ed.), *Design Methodologies,* New York: Elsevier, 1986, pp. 3–41. **LOGIC CIRCUITS, GALLIUM ARSENIDE FET.** See
- 21. D. E. White, *Logic Design for Array-Based Circuits, A Structured* FIELD EFFECT TRANSISTOR MEMORY CIRCUITS.<br> *Design Methodology*, New York: Academic Press, 1992. **IOCIC CLIRRENT-MODE** Soo Cuppen
- 22. N. E. Einspruch and J. L. Hilbert (eds.), *Application Specific Integrated Circuits (ASIC) Technology,* New York: Academic Press, 1991.
- 23. Worldwide ASIC Forecast, Spring 1997, *Dataquest Market Statistics, ASICs Worldwide,* ASIC-WW-MS-9702, June 23, 1997.
- 24. S. O. Agbo and E. D. Fabricius, Integrated circuit design, in R. C. Dorf, ed., *The Electrical Engineering Handbook,* Boca Raton, FL: CRC Press, 1993, pp. 654–674.
- 25. P. S. Ho, Part 3 VLSI interconnect metallization, *Semicond. Int.,* 128–133, August, 1985.
- 26. *CMOS 5S ASIC Products Databook,* Int. Bus. Mach. Corporation, 1996.
- 27. *ASIC SA-12 Databook,* 2nd ed., Int. Bus. Mach., January 1998.
- 28. S. D. Brown, *Field-Programmable Devices, Technology, Applications, Tools,* Los Gatos, CA: Stan Baker Associates, 1995.
- 29. F. Caruthers, Programmable logic muscles in on gate-array designs, *Comput. Des.,* 91–100, April 1995.
- 30. B. Tuck, Complex ASICs straining verification resources, *Comput. Des.,* 47–60, January 1997.
- 31. E. Eichelberger et al., *Structured Logic Testing,* Englewood Cliffs, NJ: Prentice-Hall, 1991.
- 32. B. Lewis, SLI to dominate ASIC market by 2000, *Dataquest Perspective, ASICs Worldwide,* ASIC-WW-PD-9502, December 19, 1995.
- 33. A. Rincon and D. Lackey, Whose job is it to design testable ASICs?, *Comput. Des.,* November 1996.
- 34. P. S. Gillis et al., Test methodologies and design automation for IBM ASICs, *IBM J. Res. Dev.,* **40** (4): 461–474, 1996.
- 35. Integrated Circuit Packaging, *Dataquest Focus Report, Semiconductors Worldwide,* SEMI-WW-FR-9702, June 9, 1997.
- 36. M. Kuzawinski, Plastic ball grid array chip carriers, *IBM Micronews,* **2** (4): 5, 4th quarter 1996.
- 10. K. C. Saraswat and F. Mohammadi, Effect of scaling on intercon- 37. J. Lipman, Growing your own clock tree, *EDN Mag.,* **42** (6): 41–
	-
	-
	- foundry activity threatens GaAs's role in RF, *Electron. Eng.*
	- *Custom Integr. Circuits Conf., Piscataway, 1993, pp. 23.1.1–*
- 15. J. Y. Chen, CMOS-the emerging technology, *IEEE Circuits Dev.* 42. B. Lewis, ASIC suppliers target system-level integration, *Data-*

- 
- 

**LOGIC, CURRENT-MODE.** See CURRENT-MODE LOGIC.