

Figure 1. The notations of six basic logic gates, INVERT, AND, OR, NAND, NOR, and X-OR, where each logic function is described by a truth table.

INVERT; a NAND function followed by an INVERT yields the AND function; the X-OR function is realized by INVERT, OR, and AND gates; and the X-OR followed by INVERT yields the OR function. The INVERT gate has only one input. All other basic logic gates can have two or more inputs. Refer to Ref. 1 for general logic circuit design.

Logic gates can be implemented by various types of logic families, such as Transistor-Transistor Logic (TTL), Emitter-Coupled Logic (ECL) or Current Mode Logic (CML), Inte-

p-MOS transistors connected in parallel. An inverter (b) is formed by

NOR CIRCUITS

Any logic function can be expressed as the sum of products or the product of sums of all input logic variables. The state values of a binary logic variable, denoted by "1" or "0," are represented in circuits by either voltage or current using their magnitude (high or low) or polarity (positive or negative). Logic gates are basic building units which can perform standard binary logic functions. Figure 1 shows the notations of six basic logic gates, INVERT, AND, OR, NAND, NOR, and X-OR, where each logic function is described by a truth table with correct outputs for all possible combinations of binary inputs. The notation "*" is used for the logic operation AND, "+" for OR, and a bar on top of the logic variable for INVERT. The NOR and NAND gates are functionally complete, since **Figure 2.** A transmission gate (a) is formed by a pair of *n*-MOS and all logic functions can be realized by either NOR or NAND *p*-MOS transistors connected in para gates. For example, a NAND function with one input yields a pair of *n*-MOS and one-*p*-MOS transistors connected in series.

Figure 3. Static NAND gate (a) and NOR gate (b) with two inputs can be realized by CMOS technology, where each input is connected to a pair of *n*-MOS and *p*-MOS transistors.

grated-Injection Logic (I²L), Metal-Oxide-Silicon Field Effect (i.e., t_d · Transistors (MOSFET), Complementary MOSFETs (CMOS), tors as well as logic gates of various logic families. Bipolar CMOS (BiCMOS) logic, and nonthreshold logic (NTL). In this article, the NOR gates implemented by various Each logic family has certain characteristics in addition to logic families are described first. Then, useful building blocks their basic function for logic operations. The CMOS logic fam- of logic circuits based on NOR circuits, such as NOR latch, ily has low power consumption, while bipolar logic families (ECL, TTL, I2 L) and BiCMOS logic are fast and flexible. The choice of logic families is based on considerations of power, speed, packing density, noise margin, supply voltage requirements, and cost. Logic gates and circuits can be implemented by discrete components or in monolithic integrated circuits. CMOS logic is by far the dominant technology in monolithic integrated circuits. Today's very large scale integration (VLSI) of logic circuits, for example, microprocessor, microcontroller, graphics processor, and so on, can perform complex logic functions using many logic gates and memories by integrating millions of MOS transistors on a single chip. Refer to Refs. 2 and 3 for digital CMOS VLSI design.

The logic gates are ideally designed for high speed (i.e., low delay time), low power dissipation, and small area. Consider a CMOS transistor. The propagation delay time (t_d) is approximately $C_{\text{L}} \cdot V_{\text{dd}}/I_{\text{ds}}$ or $C_{\text{L}} \cdot V_{\text{dd}}/[\text{A}(V_{\text{dd}} - V_{\text{t}})^2]$; where C_{L} is the load capacitance, V_{dd} is the supply voltage, I_{ds} is the MOS transistor current, V_t is the threshold voltage, and A is proportional to transistor size (W/L) and carriers mobility. The switching power (*P*) is approximately $C_{\text{L}} \cdot V_{\text{DD}}^2 \cdot f$; where *f* is the operation frequency. The highest operation frequency of a circuit is determined by the total delay of critical paths and is inversely proportional to the delay time. The delay time can be reduced by using a larger transistor and applying higher **Figure 4.** A domino CMOS NOR gate with two inputs is composed supply voltage V_{dd} ; however, in this case, the switching power of a *p*-MOS transistor P1 (for increases. Therefore, the product of delay time and power (for evaluation), and an *N*-logic block.

 $(i.e., t_d \cdot P)$ is often used as a figure of merit for CMOS transis-

of a *p*-MOS transistor P1 (for precharge), an *n*-MOS transistor N1

Figure 5. A logic NOR or logic OR can be realized by two *n*-MOS transistors as shown in (a). A multiplexer with four inputs from the drain (D0, D1, D2, and D3, used for reconfiguration) and two inputs from the gate (S0 and S1 used as data input) shown in (b) can be configured to any logic functions; for example, if $D0 = 1$, and $D1 = D2 = D3 = 0$, then the output F is the logic NOR of S0 and S1.

NOR programmable array, and NOR memory array (ROM, **NOR LOGIC GATES AND BUILDING BLOCKS** EPROM, and Flash memory) are described with emphasis on integrated circuits. Future trends of NOR gate devices and In CMOS technologies, the *n*-MOS and *p*-MOS transistors are

circuits are briefly mentioned. NAND circuits are equally use- simply electronic switches which can be turned on or off. A ful as NOR circuits. NAND circuits are described in the arti- pair of *n*-MOS and *p*-MOS transistors can be connected in cle entitled NAND CIRCUITS. parallel to form a switch (referred to as a transmission gate),

Figure 6. A BiCMOS NOR gate is shown in (a), where the npn bipolar is used as pull-up at the output stage. A BiCMOS NOR gate with *p*-MOS pull up at output stage as shown in (b) can restore a full V_{cc} swing at output node.

Figure 7. Nonthreshold logic gates. A NOR gate based on bipolar NTL is shown in (a). The negative feedback by $R_{\rm E}$ results in nonthreshold-like dc transfer characteristics. A hybrid MOS and bipolar input transistors as shown in (b) handles both input swing of CMOS (0 to V_c) or bipolar (0 V to 0.5 V) without conversion. A NOR gate based on CMOS NTL as shown in (c) can have high speed performance but at a cost of higher power consumption than conventional CMOS gate.

gates as an example, where each input is connected to the CMOS logic circuits dissipate negligible static power unless sents the output of OR. Domino logic may also be imple-

as shown in Fig. 2(a), which can be turned on in a bidirec- the threshold voltages of *n*-MOS and *p*-MOS are too low. tional manner regardless of the voltage polarity of the source Static CMOS logic circuits require greater area (i.e., a pair of and drain. A pair of *n*-MOS and *p*-MOS transistors can be *n*-MOS and *p*-MOS transistors are required for each input of connected in series to form an inverter as shown in Fig. 2(b). a logic gate) and are slower than other alternative implemen-
The n -MOS and p -MOS transistors and transmission gates tations of CMOS logic circuits. Dynam The *n*-MOS and *p*-MOS transistors and transmission gates tations of CMOS logic circuits. Dynamic CMOS logic circuits, are the basic elements forming various CMOS logic gates and for example a domino logic, is an alternat are the basic elements forming various CMOS logic gates and for example a domino logic, is an alternative implementation, circuits with several popular styles of implementation as de-
where the logic circuits are activated circuits with several popular styles of implementation as de- where the logic circuits are activated in a dynamic manner. scribed below. NOR gate implementations in this section are Figure 4 shows a domino CMOS NOR gate which is composed
limited to 2 inputs for simplicity. High fan-in (i.e., greater of a n-MOS P1 (for precharge) an n-MOS N1 limited to 2 inputs for simplicity. High fan-in (i.e., greater of a *p*-MOS P1 (for precharge), an *n*-MOS N1 (for evaluation), than 2 inputs) NOR gates can be similarly implemented with and an *N*-logic block. During the than 2 inputs) NOR gates can be similarly implemented with and an N-logic block. During the precharge phase (i.e., clock trade-offs in output resistance and load capacitance.

low), the P1 is on, and the output node is ch **NOR Gate in Static and Dynamic Logic NOR Gate in Static and Dynamic Logic N1** is on, and the output node is discharged (if any one of the The static CMOS logic is the most widely used in applica-
inputs is high and turns on N2 or N3 in the *N*-logic block) or
tions. Figure 3 shows static two-input NAND and NOR logic remains at V_{∞} (if both inputs are l tions. Figure 3 shows static two-input NAND and NOR logic remains at V_{cc} (if both inputs are low and, thus, both N2 and gates as an example, where each input is connected to the N3 are off). The output node, therefo gates of a pair of *n*-MOS and *p*-MOS transistors. The static of NOR of the inputs, and the signal after the inverter repre-

Figure 8. A pair of cross-coupled NOR gates forms a basic set-reset NOR latch in (a). NOR SR latches are often used as building blocks in practical design of flipflops. By adding a synchronizing clock signal, as shown in (b), a NOR D-latch is formed.

Figure 9. A general FPGA array, as shown in (a), consists of functionally complete and identical modules interconnected by programmable links in an array. The programmable links are used to interconnect modules and reconfigure the individual modules to perform any basic logic functions. One example of a module is shown in (b) with one multiplexer (with 2 inputs) and two D-latches.

Figure 11. A NOR memory architecture is illustrated with 3 row-addresses (i.e., 8 rows) and 2 column-addresses (4 columns). The memory cells are represented by switches which can be programmed to open or short for storing the digital information of "1" or "0." Various memories are different in the actual structure of switches.

mented by using a *P*-logic block or both an *N*- and *P*-logic

NOR Gate in Pass-Transistor Logic this article.

Another useful implementation of CMOS logic gates is the **BiCMOS NOR Gate** pass-transistor logic based on MOS transistors used as switches. Both the drain and the gate of the transistor are BiCMOS logic circuits (4,5) have been widely used in highused as inputs. Figure 5(a) shows that logic NOR or logic OR speed digital applications, for example, in Static Random Acgates can be realized by two *n*-MOS transistors based on cess Memory (SRAM), digital signal processors (DSP), and so pass-transistor logic. The high value of the output at nodes on. The BiCMOS gate is increased speed by merging bipolar Q1 and Q2 is $V_c \cdot V_T$; therefore, these nodes can be connected to inverters or buffers to restore the output voltage to full larger area and higher power dissipation than the correswing. Figure 5(b) shows a multiplexer with four inputs from sponding CMOS gate. One example of a BiCMOS NOR gate the drain (D0, D1, D2, and D3, used for reconfiguration) and (6) is shown in Fig. 6(a), where the $n-p-n$ bipolar is used as two inputs from the gate (used as data input) based on trans- a pull-up at the output stage. However, the output voltage mission gates. By assigning the reconfiguration inputs, for ex- can only swing to $V_{\text{cc}} - V_{\text{BE}}$, where V_{BE} is the base-emitter ample, if $D0 = 1$ and $D1 = D2 = D3 =$ is the logic NOR or S0 and S1. As another example, if $D0 =$

 $= D2 = D3 = 1$, then the output F is the logic OR. block in an alternating manner. In comparison to static Similarly, logic AND, NAND, INVERT, and so on can be real-CMOS logic circuits, the dynamic logic circuits are smaller ized from the multiplexer by applying various combinations in area and faster in speed at the cost of other performance of bias to the reconfiguration inputs. Therefore, the multimeasures (e.g., noise margin and power dissipation). plexer is also functionally complete and is very useful in a programmable logic array as discussed in more detail later in

transistors as a stronger pull-up or pull down at the cost of forward voltage drop. Figure $6(b)$ shows an improvement of a NOR gate (referred to as PBiNMOS NOR in Ref. 7) by adding

shown in (c) is similar to that of an EPROM cell except that the cell **Field Programmable Gate Array** has thinner gate-oxide for electrical erase by a Fowler–Nordheim (FN) tunneling mechanism. A field programmable gate array utilizes identical modules

Nonthreshold logic (NTL) is attractive for its low power-delay
product and is applicable to both bipolar and CMOS technolo-
gies. Figure 7(a) shows a NOR gate based on a bipolar NTL.
The two resistors $R_{\rm E}$ and $R_{\rm C}$ acteristics. The shunting capacitor C_E is used to enhance the **Programmable Logic Devices** speed. Figure 7(b) shows a hybrid MOS and bipolar input transistors (8), so that the NOR gate can handle both the in- The PLDs (13) are a two plane switching arrays. Figure 10 NTL (9) with high speed performance but at a cost of higher array (i.e., AND plane) to form products of input variables, power consumption than a conventional CMOS gate. and then those products are connected to the OR gates

NOR Logic Blocks

The application of logic circuits is greatly enhanced if logic gates can be used as storage elements. Some basic flip-flops or latches for storage of one single bit (i.e., " 1 " or " 0 ") are described in this section. A pair of cross-coupled NOR gates can form a basic latch (referred to as an asynchronous NOR SR latch) as shown in Fig. 8(a). When the set signal is " 1 ," the output Q is set to "1." When the reset signal is "1," the output data are reset to "0." When both set and reset are "0," the data are latched and remain unchanged. Both set and reset signals are not allowed to be "1" simultaneously. A NOR SR latch is often used as building blocks in other practical designs of flip-flops. By adding a synchronizing clock signal, as shown in Fig. 8(b), a NOR D-latch is formed. When the clock is high, the data are latched into the D-latch output; when the clock is low, the D-latch output is not changed. Data latches are widely used in digital and mixed-signal circuits. There are many variations of flip-flop or latch design; interested readers are referred to related articles in this book. The logic circuits, including logic gates, as well as storage logic blocks can perform logic functions in a sequential manner (referred to as sequential logic), where the output data set is generated after the input data is stored. On the other hand, logic circuits including logic gates only (referred to as combinational logic circuits) can generate output data immediately (with a delay time in nanoseconds or less) from input data. Therefore, there are only two types of digital logic circuits, that is, combinational logic or sequential logic circuits.

NOR LOGIC ARRAYS

Some logic functions that may be hard to implement in random logic, such as those in the control units of VLSI microprocessors and finite-state machines, can be easily implemented using regular array structures. There are two main **Figure 12.** A notation of an *n*-MOS double-poly floating-gate cell is shown in (a). A sketch of an EPROM cell cross-section is shown in (b) shown in (a). A sketch of an EPROM cell cross-section is shown in (b) $\frac{10}{2}$

interconnected in an array, as illustrated in Fig. 9(a). Each module is functionally complete and individually programmaa *p*-MOS pull up so that a full V_c swing at the output node ble to perform any basic logic function. At each intersection is restored. between the horizontal and vertical conductors is a programmable link (or switch). The programmable links are used to **NOR Gate in Nonthreshold Logic** interconnect the modules and also to program the individual

put swing of CMOS (0 to V_{ce}) or the bipolar (0 to 0.5 V) without shows one typical PLD with AND-OR style, where the input conversion. Figure 7(c) shows a NOR gate based on CMOS variables are connected to AND gates through a switching

Figure 13. A simple 8×4 bit NOR array of EPROM or Flash memory is illustrated. Each column has a *p*-MOS transistor (as pull up) and 8 word-lines of cells connected in parallel as in a NOR gate with 8 inputs.

through a switching array (OR plane) to form desirable out- array. The OR gates can be used as a column sense amplifier

puts in terms of a sum of products. The switches in the AND (SA) and selected by a y-address (i.e., column addresses) deplane and OR plane can be either or both permanently con- coder. Figure 11 shows such a modified array architecture nected or programmable as in many commercial products, for (commonly referred to as NOR array architecture) for a small example, Programmable Logic Array (PLA) with both AND memory with 3 row-addresses (i.e., 8 rows) and 2 column-adplane and OR plane programmable, Programmable Array dresses (4 columns) for illustration purposes. The memory
Logic (PAL) with AND plane programmable only, and Pro- cells are represented by switches in Fig. 11, which can b Logic (PAL) with AND plane programmable only, and Pro- cells are represented by switches in Fig. 11, which can be pro-
grammable Read Only Memory (PROM) with OR plane pro- grammed to open or short for storing the digital i grammable Read Only Memory (PROM) with OR plane pro-
grammable only. The AND gates and OR gates can be either of "1" or "0" During read (or sensing) the selected word-line grammable only. The AND gates and OR gates can be either of "1" or "0." During read (or sensing), the selected word-line
static or dynamic gates. The PLDs can also have other styles, is biased to high by the word-line deco static or dynamic gates. The PLDs can also have other styles, is biased to high by the word-line decoder, and the selected such as AND-NOR, NAND-OR, and NOR-NAND to realize column is biased to V the SA output is low if such as AND-NOR, NAND-OR, and NOR-NAND to realize column is biased to V_{cc} ; the SA output is low if the cell (i.e., logic functions based on either static gates or dynamic switch) is onen and high if short Various mem logic functions based on either static gates or dynamic switch) is open and high if short. Various memories are differ-
gates. ent in the actual structure of switches as discussed below. Today's nonvolatile memories have densities up to 64 mega-**NOR MEMORY bits to 1 gigabit and have wide spread applications.**

The memory cell has many different structures. A fuse link The array architecture of programmable logic devices in Fig. (fabricated by metal or poly-silicon), which can only be pro-10 can be modified and used as nonvolatile memory (14). The grammed once, is used for One-Time-Programming (OTP) information stored in nonvolatile memroy, as contrasted to memory. An *n*-MOS with floating-gate cell, as shown in Fig. dynamic memory, is in a permanent manner. The input vari- 12(a), can be used for UV erased Electrically Programmable ables can be used as x-address (i.e., row address) inputs. The Read-Only-Memory (EPROM). Figure 12(b) shows a sketch of AND plane as well as AND gates are used as row-address an EPROM cell cross-section and operation bias conditions. decoder and word-line driver. The OR plane is the memory The EPROM cell can be programmed by channel hot electron

638 NUCLEAR ENGINEERING

the drain to the floating-gate so that the threshold-voltage (VT) of the cell is larger than V_{ce} . The digital information "1" 7. H. Hara et al., 0.5um 3.3v BiCMOS standard cell with 32-kb cor "0" is represented by the presence (i.e. high VT) or absence cache and ten-port regi or "0" is represented by the presence (i.e., high VT) or absence cache and ten-port $\frac{1}{2}$. $\frac{1}{2}$ $\frac{1}{2}$ of an electron charge on the floating gate. The $\frac{1}{2}$ $\frac{1}{2}$: 1579, 1992. (i.e., low VT) of an electron charge on the floating-gate. The (11) : 1579, 1992.

erase of an EPROM cell occurs by UV exposure. Electrons on (11) : 1579, 1992. erase of an EPROM cell occurs by UV exposure. Electrons on 8. A. Bellaouar and M. I. Elmasry, BiCMOS nonthreshold logic for
the floating-gate become energetic after absorbing IW pho-
high-speed low-power applications, IEEE the floating-gate become energetic after absorbing UV pho-
tons and can escape from the floating-gate. The memory cell
of $\frac{26}{(8)}$: 1165, 1991.
to that of 9. J. Wang, C. Wu, and M. Tsai, CMOS nonthreshold logic (NTL) of Flash memory as shown in Fig. 11(c) is similar to that of $\begin{array}{c} 9. \text{ J. Wang, C. Wu, and M. Tsai, CMOS nonthreshold logic (NTL) and cascade nonthreshold logic (CNTL) for high speed applicable under the bias of erase (e.g., $V_d \sim 5 \text{ V}, V_g \sim -10 \text{ V}$), the
\n$ Under the bias of erase (e.g., $V_d \sim 5$ V, $V_g \sim -10$ V), the
electrons on the floating-gate are injected from the floating-
electrons on the floating-gate are injected from the floating-
Reconfigurable Logic for Rapid Pro gate toward the drain, so that the cell VT is lowered. The
source junction is different from an EPROM cell in that it is
dual implanted by both As and Phosphorous, so that the junc-
tion can sustain high voltage and reduc

CMOS devices will be continuously scaled into the nanometer
regime (16) with improved device performance and lower
power before running into fundamental limits of physics. A
50 nm channel length MOSFET will have a 20 A gat chips can be well into the gigahertz regime. Low-cost cooling of VLSI chips and packages are necessary. MIN-HWA CHI

Alternative nonMOSFET device structures (17) in nano- Vanguard International meter regime were proposed by utilizing quantum effects of Semiconductor Corporation discrete charge (single- or few-electrons) interaction between semiconductor or metallic dots $(-50 \text{ nm in diameter})$, such as the Resonant Tunneling Diode (RTD). Novel logic circuit architecture for nanometer scale device (18) is feasible in the **NOTCH FILTERS.** See BAND-STOP FILTERS.

form of a two-dimensional array of RTD. The RTDs are inter-
 NOTEBOOK COMPUTERS. See LAPTOP COMPUTERS. form of a two-dimensional array of RTD. The RTDs are interconnected with each other by resistive links, and to the input **NOTEBOOKS, ENGINEERING.** See ENGINEERING NOTEand outputs by diodes at the 4-sides of the array. The $RTDs$ BOOKS. inside the array collectively will have a bistable state (repre- **NUCLEAR ENERGY.** See NUCLEAR ENGINEERING. senting digital information "1" and "0") depending on the inputs and the connection between arrays. Each array can perform a simple logic function such as AND, OR, and so on. More details are shown in Refs. 17 and 18.

BIBLIOGRAPHY

- 1. A. W. Shaw, *Logic Circuit Design,* Orlando, FL: Saunders College Publishing, 1993.
- 2. A. Bellaouar and M. I. Elmasry, *Low-Power Digital VLSI Design—Circuits and Systems,* Norwell, MA: Kluwer, 1995.
- 3. M. I. Elmasry (ed.), *Digital MOS Integrated Circuits II,* Piscataway, NJ: IEEE Press Book, 1993.
- 4. A. R. Alvarez, *BiCMOS Technology and Applications,* 2nd ed., Norwell, MA: Kluwer, 1993.
- 5. S. H. K. Embabi, A. Bellaouar, and M. I. Elmasry, *BiCMOS Digital Integrated Circuit Design,* Norwell, MA: Kluwer, 1993.
- (CHE) injection from the high field region in the channel near $\overline{6}$. A. E. Gamal et al., BiNMOS a basic cell for BiCMOS logic cir-
the drain to the floating-gate so that the threshold-voltage cuits, Dig. Custom Integr
	-
	-
	-
	-
	-
	-
	-
- 14. C. Hu (ed.), *Non-Volatile Semiconductor Memories—Technologies, Design, and Application, Piscataway, NJ: IEEE Press, 1991.*
15. J. Chen et al., Sub-threshold drain leakage current in MOSFET,
	-
	-
	-
- scale inspection, and metrology tools. The clock frequencies of sectionic architecture for Boolean Logic, Proc. IEEE, 85: 574–
588, 1997.