SRAM CHIPS

Semiconductor memories play a vital role in today's electronics for storage of software programs instruction sets for microprocessor operation. They are used as stand-alone memory at the system level or as embedded memory for increased microprocessor speed. Memory devices are classified as volatile or nonvolatile. Volatile memories require power to retain the information while nonvolatile memories do not. One type of volatile memory is the dynamic random access memory (DRAM), which consists of a capacitor to store charge and of a transistor to control access to the capacitor. The other type of volatile memory is the static random access memory (SRAM), which consists of four transistors plus two load elements (either resistor or transistor) configured to remain in a fixed state until externally changed. SRAM lags DRAM in density per chip by roughly a factor of 4 because of the larger number of elements per cell. SRAM generally has superior data access time (less than half) and lower power dissipation (less than half) compared to DRAM. For example, in 1996 commercially available memory for DRAM was in the 4 megabit to 16 megabit (Mb) array size with read/write times around 70 ns while SRAM was available in 1 Mb to 4 Mb sizes with read/write times around 20 ns (1). SRAM finds specific applications for embedded memory in ASICs and microprocessors to increase speed (since interface circuits and package leads are eliminated) or as the main memory for very low power applications. SRAM is favored over DRAM when high-speed and/or low-power RAM is required for applications such as first-level cache memories. Cache memories are circuits that hold selected data from the larger main memory, allowing higher microprocessor performance due to the faster memory access time. The concept is similar to a person's library. The book-case containing most of the books is equivalent to the main memory while the books that are more readily accessible on the desk would be equivalent to the function of first-level cache memory. This article focuses on the SRAM chip, discussing the configuration, operation, comparison of various cell types, past and current trends in SRAM cells, circuit techniques used to increase SRAM performance, and failure and wearout mechanisms. Viable technologies being developed to manufacture cost-effective, high-performance SRAM into the next century are also discussed.

THE BASICS OF MEMORY OPERATION

The basic architecture for a RAM memory chip is shown in Fig. 1 and is composed of the memory array, address predecoders and decoders, input and output buffers, sense amplifiers, and read/write circuitry. Specific operation of each of these circuit blocks are discussed in detail later, but a brief summary of the key functions is offered here by way of introduction.

The memory array is made up of individual storage elements or cells and can be configured in a square to maximize cell density over a given area as shown in the 8×8 (= 64 cell) array of Fig. 1, where each square represents a memory cell. In stand-alone memory chips the array is typically well over 50% of the entire area of the chip and is a key circuit block for die area reduction. While the DRAM cell is made up of two elements, the larger SRAM cell is made up of six elements. Both have the same memory function, which is to be

in either one of two well-defined electrical states. These two the inputs are clocked into the memory, but it does require states represent binary digits (or bits). In DRAM, the electri- a more complex design compared to asynchronous, which is cal state is determined by whether the capacitor element is simpler in design but suffers from internal time delays holding charge or not. The electrical state of the SRAM cell is (1a,1b). defined by the output voltage of the cell, which will be either high or low. Because of the dynamic nature of DRAM, its cells must be continually refreshed to keep the bit from losing its **THE FUNDAMENTAL COMPONENTS OF THE SRAM CELL** current logic state due to leakage from the capacitor. SRAMs do not require constant refreshing but maintain their latched **The Inverter** logic state until forced into another by the write circuitry. However, both SRAM and DRAM require dc power for each This section addresses the fundamental components and the

called the *word line*. In like manner, the line connected to the current made up of two inverters connected in a positive feed-
calls in a column is called the *hit line*. The cell state is read back loop. The inverter is cells in a column is called the *bit line*. The cell state is read back loop. The inverter is the basic SRAM building block and
from or written to through the bit lines while the word line incorporates a driver and a load from or written to through the bit lines while the word line incorporates a driver and a load tied in series as shown in the provides access to the cell A specific cell of the array is ac-
inset of Fig. 2. The driver funct provides access to the cell. A specific cell of the array is ac-
cossed through the row and column decoders to allow bit line switch to invert an incoming voltage from a low voltage to a cessed through the row and column decoders to allow bit line connection for reading from or writing to a specific cell. When high voltage or vice versa. When the input voltage *V*ⁱ moves the row decoder selects the desired address all of the cell ac- high, the output voltage V_0 is connected to ground. Concess transistors in the selected row are turned on and any of versely, when V_i goes low, V_o is connected to the power supply the memory cells in this row are now accessible for read/write voltage V_{dd} through the lo the memory cells in this row are now accessible for read/write voltage *V*_{dd} through the load. The voltage-controlled switch is
operation. The column decoder selects the bit lines of the spe-
vpically a bipolar transisto operation. The column decoder selects the bit lines of the spe- typically a bipolar transistor or a Metal-Oxide-Semiconductor cific cell to be read from or written to. For a specific row and Field Effect Transistor (MOSFET cific cell to be read from or written to. For a specific row and Field Effect Transistor (MOSFET) and is often called the
column address only one cell from the array will have both driver or pull-down transistor because it column address, only one cell from the array will have both driver or pull-down transistor because it pulls the output to
the access gate on and the bit lines accessed. Any bit in the ground when it is on. The load is typi the access gate on and the bit lines accessed. Any bit in the ground when it is on. The load is typically a transistor or
array can be randomly accessed in this fashion, leading to the resistor and is called the pull-up e array can be randomly accessed in this fashion, leading to the term *random access memory*. Figure 1 shows an example of up to V_{dd} when the driver is off and the load transistor is on. address selection in the 8×8 array. The row decoder takes the binary input number of 001 (= 2°) for the word-line ad- function of *V_i*) for a typical inverter are shown in Fig. 2 as dress and selects the corresponding row 1. In the same man- denoted by the dashed and solid lines, respectively. When *V*ⁱ ner, the column decoder takes the binary input number (010 is lower than a specified low input voltage V_{il} , V_{ol} is at the high in this example) and selects the desired column 2. The mem- output voltage V_{oh} . Conversely, when V_i is greater than a specory array is divided into $2^l \times 2^m$ number of bits, where *l* and *m* are the number of rows and columns, respectively, in the V_{ol} . V_{il} defines the maximum V_i necessary to keep $V_o = V_{oh}$ array. An 8-bit decoder can address 2^8 or 256 rows or col- whereas V_{il} defines the minimum V_i necessary to keep V_o = umns. Semiconductor memories are typically offered in sizes V_{ol} . Both are defined at the point on the voltage transfer curve of 2^n . Thus a 16 Mb memory is not 16,000,000 bits but 2^{24} or where the slope = -1 . Maximum inverter performance is ob-

The address location is kept in the input buffer until the decoder is ready to receive it. This occurs when the access to the location from the previous address is completed. Prior to the decoder circuit is the predecoder, which is used to simplify the circuit and to reduce die size. The predecoder sends the address into the decoder in smaller blocks, reducing the number of inputs to the decoder.

Once the desired bit is accessed, logic in the read/write circuitry dictates whether the state of the cell will be read or written to. A sense amplifier is contained in this circuit block to amplify the signal from the bit lines to allow for accurate and fast reading of the cell. This amplifier is necessary for high-speed operation because of the capacitive loads along the bit lines of the column of the selected cell, especially as the array gets larger. The data outputs are then fed into the output buffer for access from the external systems.

Memory designs can be categorized as synchronous, asynchronous, or static load. Synchronous memory requires a clock edge to enable memory operation while asynchronous memory does not. Asynchronous memory is designed to determine address changes and outputs the data following a **Figure 1.** SRAM chip architecture in circuit block form. change. Static load memories also require a clock. The relative complexity of a given design depends on which type of memory is used. Synchronous memory is faster since all of

of the memory cells to remain in its logic state. basic operation of the SRAM memory cell. The main func-The horizontal line connected to all cells in a given row is tional component of the SRAM is the latch which is a bistable led the *used line*. In like manner, the line connected to the circuit made up of two inverters con The ideal and typical voltage transfer characteristics $(V_0$ as a ified high input voltage V_{ih} , V_{o} is at the low output voltage 16,777,216 bits. tained for the ideal case when $V_{il} = V_{ih} = V_{dd}/2$, $V_{oh} = V_{dd}$, and

transfer curve for the generic inverter as shown in the inset. *n*-type), the load element is either a poly resistor or NMOS

 $V_{ol} = 0$. The choice of load element directly affects each of **The Latch**

noise margin NM defines the maximum amplitude allowed at
the case when the node A is disconnected from node D and
the input without changing the output and thus quantifies
the case when the node A is
the inverter's deviat

$$
\mathrm{NM}_{\mathrm{h}} = V_{\mathrm{oh}} - V_{\mathrm{ih}} \tag{1}
$$

$$
\mathbf{NM}_1 = V_{\mathrm{il}} - V_{\mathrm{ol}} \tag{2}
$$

In the ideal case $NM_h = NM_l = V_{dd}/2$. The propagation delay is defined as the average of the 50% points of the leading and trailing edges when the inverter is switching from low to high and from high to low. This is shown in Fig. 3 where τ_{ph} (or

by the dashed and solid curves, respectively. \Box and iii.

 τ_{nlb}) refers to the time difference between the 50% point on the rising (or falling) edge of V_i and the 50% point on the falling (or rising) edge of V_o . Then the propagation delay is defined as

$$
\tau_{\rm p} \equiv \frac{1}{2} (\tau_{\rm phl} + \tau_{\rm plh}) \tag{3}
$$

The average power P_{av} dissipated in the inverter depends on whether the inverter is operating in the static (no switching) or dynamic (during switching) mode. The static power for an inverter with a MOSFET driver and resistor load R_{L} is given as $V_{\rm dd}^2/2R_{\rm L}$. The dynamic power is $C_{\rm L} V_{\rm dd}^2 f$ where f is the operating frequency and C_{L} is the load capacitance. These values depend on the driver and load used and are derived for various inverters in the next section. The power delay product $\tau_{p}P_{av}$ is a figure of merit often used to quantify the performance of the inverter.

The choice of load and voltage-controlled elements depends on the need of the application and directly affect array size, cost, switching speed, and power dissipation. For an inverter using a bipolar transistor as the driver, the load element is a Figure 2. The ideal (dashed line) and typical (solid line) voltage low impedance resistor. When a MOSFET is used (typically (*n*-type MOSFET) or PMOS (*p*-type MOSFETs) device.

these values.
Two inverters connected in a positive feedback configuration
Three measures of inverter performance are the noise mar-
gin, the propagation delay, and the power dissipation. The
mise margin NM defines the max specify the noise allowed on V_{in} of the gate such that the out-
put is not affected. The high noise margin NM_h and low noise
margin NM_i are defined as
ii, and iii. Point ii on the transfer curve is unstable because

Voltage at A, V_A

Figure 3. Inverter input and output voltage waveforms which show **Figure 4.** Voltage transfer curve (the solid line) for the basic inverter the definition of propagation delay for the high to low (τ_{phil}) and low latch shown in the inset. The dashed line represents the case when to high (τ_{pl}) transistions. The output and input voltages are denoted $V_A = V_D$. The three possible operating points are denoted by i, ii,

any small fluctuation in the voltage amplifies and shifts V_D along the curve because of the feedback gain of the configuration. However, there is no gain at points i or iii and thus any incremental change in the voltage at V_A is not amplified as long as that change occurs at a voltage above V_{ih} or below *V*_{il}. Thus, the latch functions as a memory device because it remains in either of its two stable operating points which are represented as a logic 1 or 0.

INVERTER ANALYSIS AND COMPARISON

The SRAM cell consists of a bistable latch connected to triggering circuitry to force the latch into either one of its stable operating points in which it remains as long as power is applied. The upper dashed box in the circuit shown in Fig. 5 encloses the standard six transistor (6T) SRAM cell made up of PMOS load elements (T7 and T8) and NMOS access transistors (T1 and T2) to each storage node (denoted as A and B). The lower dashed box shown in Fig. 5 is used for read operation and is discussed later.

Figure 6 shows two MOSFET inverters used for SRAM memory cells along with the respective driver and load current-voltage (*I*–*V*) characteristics. Figure 7 provides the voltage transfer curves for each of these inverters and is referred to later in the article.

Resistor Load NMOS

The simplest inverter to analyze and currently one of the more widely used for high-density SRAM is the NMOS driver with resistor load as shown in Fig. 6(a). With a high load resistance, the static power dissipation is reduced because it is equal to $V_{\rm dd}^2/2R_{\rm L}$. In early resistor load (or *R*-load) NMOS,

dashed box), including the bit line pull up transistors, T3 and T4, and

Figure 6. The driver transistor and load element *I*–*V* characteristics for the (a) resistor load inverter and (b) CMOS inverter. The propagation delays are noted on the appropriate *I*–*V* curve for each inverter as well as the minimum (V_{ol}) , maximum (V_{oh}) and midpoint $(V_{ol} +$ *V*oh)/2 output voltages.

the resistors were very large (because of the low poly sheet resistance), leading to large inverter areas. Advances in poly resistor processing have led to high-resistivity poly allowing for a significantly reduced length needed for high resistance loads. The poly resistor can be deposited over the top of the Figure 5. CMOS SRAM circuit configuration (contained within the cell, resulting in a smaller cell area compared with the tran-
dashed box), including the bit line pull up transistors T3 and T4 and sistor load inverters. On a simple sense amplifier used for read operation. Reprinted after Ref. is the added masking step required to define the poly 2 load 1b by permission of John Wiley & Sons, Inc. \odot 1991. resistor (where poly 1 is used to define the gates of MOSFET

Figure 7. Comparison of voltage transfer curves for each of the inverters shown in Fig. 6, including the enhancement load and depletion load NMOS inverters. The key transition points for the CMOS inverter are indicated (V_{tn} , $V_{\text{dd}} - |V_{\text{tp}}|$, and V_{i}^{T}). Note how the CMOS curve approaches the ideal shown in Fig. 2.

driver and access transistors: T1, T2, T5, T6 in Fig. 5). In addition, strict process control is required to manufacture repeatable high-resistance poly in the range of 10 GO to 10 TO for today's SRAM.

In the *R*-load inverter, V_{oh} equals V_{dd} because there is not Using the expression in Eq. (4) for I_d in Eq. (10) gives a measurable voltage drop across the resistive load when the NMOS driver is off. V_{ol} is obtained by equating the current $V_{ds} = \frac{V_{gs} - V_{tn}}{2}$ through the NMOS transistor and the resistive load. As depicted in Fig. 2, V_{ol} occurs when $V_i > V_{\text{ih}}$. For $V_{\text{o}} = V_{\text{ol}}$ the gate-to-source voltage V_{gs} must be greater than V_{ih} and the device is on because V_{ih} is greater than the transistor turn-on approaches V_{ol} and the NMOS transistor is in the linear op-
or threshold voltage V_{in} (a condition of the design is that V_{il} erating region. Setti or threshold voltage V_{th} (a condition of the design is that V_{il} erating region. Setting I_{L} equal to I_{dl} and using Eqs. (4) and $V_{\text{th}} < V_{\text{th}}$, V_{th} and V_{th} and V_{th} and V_{th} transistor is likely to be in the linear region of operation. The quadratic equation for *V*ih. simple form of the drain current for a NMOS device in the Once expressions for V_{oh} , V_{ol} , V_{il} , and V_{ih} are obtained, as

$$
I_{\rm dl} = \frac{W\mu_{\rm n}C_{\rm ox}}{2L} \left[2(V_{\rm gs} - V_{\rm tn})V_{\rm ds} - V_{\rm ds}^2 \right]
$$
 (4)

tor, respectively. C_{α} is the gate oxide capacitance and μ_n is nected to V_o which come from other transistors and parasitic
the effective electron mobility because the NMOS transistor capacitances in the circuit. the effective electron mobility because the NMOS transistor capacitances in the circuit. The speed of charging and dis-
forms a channel of electrons for current flow. The current charging depends on the current drive from forms a channel of electrons for current flow. The current charging depends on the current drive from the inverter (re-
through the load resistor is given by
 $\text{call } I = dQ/dt$). Thus a lower drain current takes longer to

$$
I_{\rm L} = \frac{V_{\rm dd} - V_{\rm ol}}{R_{\rm L}}\tag{5}
$$

$$
V_{\rm ol} \approx \frac{V_{\rm dd}}{1 + \frac{W\mu_{\rm n}C_{\rm ox}}{L}R_{\rm L}(V_{\rm dd} - V_{\rm tn})}
$$
(6)

Recall that V_{il} and V_{ih} are defined at the points where the slope $(dV_0/dV_i) = -1$ on the voltage transfer curve. The slope is found by equating the inverter to two resistors in series where V_0 is the node between the resistors. The output resistance of the transistor driver is r_{ds} which gives

$$
\frac{dV_{\rm o}}{dV_{\rm i}} = -\frac{dI_{\rm d}}{dV_{\rm i}} (R_{\rm L} \|r_{\rm ds}) = -1 \tag{7}
$$

When $V_i = V_{il}$, V_o approaches V_{dd} . Therefore, the NMOS transistor is operating in the saturation region because $V_{ds} = V_o$. The drain current vs drain-to-source voltage curve $(I_d - V_{ds})$ for the MOSFET is nearly flat when the device is in saturation, and thus, r_{ds} is very high. In this case $R_{\text{L}}\|r_{ds}$ approaches *R*L. The simplified equation of the current when the MOSFET is in saturation is

$$
I_{\rm ds} = \frac{W\mu_{\rm n}C_{\rm ox}}{2L}(V_{\rm gs} - V_{\rm tn})^2
$$
 (8)

Inserting Eq. (8) into Eq. (7) (with $V_{gs} = V_{il}$) gives

$$
\frac{W\mu_{\rm n}C_{\rm ox}}{L}(V_{\rm il}-V_{\rm tn})R_{\rm L}=1\eqno(9)
$$

from which we can solve for V_{il} . V_{ik} is found similarly to V_{il} . In this case, dV_0/dV_i is differentiated as follows:

$$
\frac{dV_{\rm o}}{dV_{\rm i}} = -\frac{dI_{\rm d}}{dV_{\rm i}} \frac{dV_{\rm o}}{dI_{\rm d}} = -1\tag{10}
$$

$$
V_{\rm ds} = \frac{V_{\rm gs} - V_{\rm tn}}{2} \eqno{(11)}
$$

When V_i (which is V_{gs}) is equal to V_{ih} , then V_o (which is V_{ds}) (5), where V_{gs} equals V_{ih} and V_{ds} is given by Eq. (11), gives a

linear region is given by outlined previously, the noise margins are calculated from Eqs. (1) and (2). These results show that V_{ih} and V_{il} increase and the slope in the transition region of the voltage transfer curve VTC decreases as $R_{\rm L}$ is decreased.

The propagation delay for the inverter consists of the time where *W* and *L* are the gate width and length of the transis-
to charge and discharge the capacitive loads con-
tor, respectively. C_{α} is the gate oxide capacitance and μ_{n} is call $I = dQ/dt$). Thus, a lower drain current takes longer to charge or discharge the load capacitance and, hence, takes more time to propagate a signal through the inverter or series of inverters. SPICE modeling is required for a more exact solution of the propagation delay because the NMOS transistor Setting Eq. (4) equal to Eq. (5) and solving for V_{ol} gives (2) drain current is a nonlinear function of V_{gs} and V_{ds} (or V_i and *V*o). However, a first-order estimate is obtained if we assume that a constant current charges or discharges the capacitive load. This current is an average of the current through the load device at the endpoint of the inverter transition. Given $I_{av}dt = C_{L}dV$, τ_{plh} and τ_{phl} are expressed by (Ref. 2, p. 94) **CMOS Inverter**

$$
\tau_{\rm plh} = \frac{C_{\rm L} (V_{\rm oh} - V_{\rm ol})/2}{I_{\rm lh, avg}} \eqno{(12)}
$$

$$
\tau_{\rm phl} = \frac{C_{\rm L} (V_{\rm oh} - V_{\rm ol})/2}{I_{\rm hl, avg}} \eqno{(13)}
$$

$$
I_{\mathrm{lh,avg}}=\frac{[I_{\mathrm{L}}(A)+I_{\mathrm{L}}(C)]}{2} \hspace{1.0in}(14)
$$

the driver [from point D to B in Fig. $6(a)$] and the load (from point E to C) which gives (3) inverter is used extensively for SRAM because of the lower

$$
I_{\rm hl,avg} = \frac{\{I_{\rm d}(D) + [I_{\rm d}(B) - I_{\rm L}(C)]\}}{2} \tag{15}
$$

where I_L and I_d are the load and NMOS currents, respectively.
Equations (12) and (13) are solved using the results from Eqs.
(14) and (15). Then the total propagation delay for the in-
on, the NMOS device is off, and

The average power P_{av} is $V_{dd}I_{dd}(\text{max})/2$ for the NMOS in-
vith respect to V_i . For $V_i = V_{il}$, the NMOS is in the linear
verter considered here, where $I_{dd}(\text{max})$ is the maximum power
supply current. The average curr I_{dd} max) and hence the power delay product is proportional to (Ref. 2, p. 96)

$$
\frac{C_L (V_{\text{oh}} - V_{\text{ol}})}{I_{\text{dd}}(\text{max})} \frac{V_{\text{dd}} I_{\text{dd}}(\text{max})}{2} = \frac{C_L (V_{\text{oh}} - V_{\text{ol}}) V_{\text{dd}}}{2} \tag{16}
$$

Thus, to minimize power dissipation per logic decision in an NMOS inverter the logic swing, power supply voltage, and/or capacitive loading should be reduced. The load capacitance and depends on the gate oxide thickness of the MOSFETs and parasitic capacitances, from metal to substrate, metal to poly, metal 1 to metal 1, and metal 1 to metal 2. A simple expres $sion$ is (4)

$$
C_{\rm L} = C_{\rm g} \times \text{F.O.} + C_{\rm j} + C_{\rm m} \tag{17}
$$

where $C_{\rm g}$ is the gate capacitance, $C_{\rm i}$ is the drain junction capacitance, $C_{\rm m}$ is the wiring load capacitance and F.O. is the $\,$ occurs when $V_{\rm i}$ is between $V_{\rm m}$ and $V_{\rm dd}$ $|V_{\rm t_p}|$. From $V_{\rm in}$ to $V_{\rm i}^{\rm r}$, fan-out or number of load gates on the output. The gain and the NMOS device is in saturation, and the PMOS device is in drain capacitances are more or less dictated by the device re- linear operation. Between V_1^T and $V_{dd} - |V_{tp}|$, the PMOS device quirements of the technology, but the process can be opti- is in saturation, and the NMOS device is in linear operation. mized to minimize the metal capacitive loads. $\mathbf{A}t V_{1}^{T}$, both devices are in saturation, and their currents are

SRAM CHIPS 327

The other inverter shown in Fig. 6(b) is the complementary MOS (CMOS) inverter which uses a PMOS for the pull-up transistor (whose well is tied to V_{dd}). Current flows in this inverter only during switching because either the pull-down and $\frac{1}{2}$ or pull-up transistor is off during standby. Thus, the static power dissipation comes only from leakage current and is essentially zero. As indicated by the load line of the CMOS inverter in Fig. 6(b), the maximum amount of current is avail-Recall from Fig. 3 that for $I_{\text{h,avg}}$ we are interested in the
 V_{u})/2. Conversely, for $I_{\text{h,avg}}$, we are interested in the time it
 V_{u})/2. Conversely, for $I_{\text{h,avg}}$, we are interested in the time it
 2.5 times that of NMOS for the same drive current because of the lower carrier mobility μ_{n} in PMOS. Both of these factors lead to increased cell size for CMOS. Figure 6(b) shows the In the transition from V_{oh} to V_{oh} , current flows through both case when the drive current of the PMOS is the same as that the driver from point D to B in Fig. 6(a)] and the load (from of the NMOS. Despite all of the power, greater noise immunity, and better operation at low voltage. Thus, CMOS is particularly useful for low voltage battery applications and embedded memory in today's high-

(14) and (15). Then the total propagation delay for the in-
verter is determined from Eq. (3). Equations (12)–(15) show V_{tn} , the NMOS device is off, and $V_o = V_{\text{oh}} = V_{\text{dd}}$. When V_i =
verter is determined from Eq

$$
V_{\text{ih}} = \frac{2V_{\text{o}} + V_{\text{tn}} + \left[\frac{(W\mu_{\text{p}}/L)_{\text{p}}}{(W\mu_{\text{n}}/L)_{\text{n}}}\right](V_{\text{dd}} - |V_{\text{tp}}|)}{1 + \left[\frac{(W\mu_{\text{p}}/L)_{\text{p}}}{(W\mu_{\text{n}}/L)_{\text{n}}}\right]}
$$
(18)

$$
V_{\rm il} = \frac{2V_{\rm o} - V_{\rm dd} - |V_{\rm tp}| + \left[\frac{(W\mu_{\rm n}/L)_{\rm n}}{(W\mu_{\rm p}/L)_{\rm p}}\right]V_{\rm tn}}{1 + \left[\frac{(W\mu_{\rm n}/L)_{\rm n}}{(W\mu_{\rm p}/L)_{\rm p}}\right]}
$$
(19)

The transition voltage V_i^{r} from PMOS to NMOS conduction

equal $(I_{\text{dsat,p}} = I_{\text{dsat,n}})$. Using Eq. (8) (5),

$$
\left(\frac{W\mu_{\rm n}C_{\rm ox}}{L}\right)_{\rm n}\left(V_{\rm i}^{\rm T}-V_{\rm tn}\right)^{2}=\left(\frac{W\mu_{\rm p}C_{\rm ox}}{L}\right)_{\rm p}\left(V_{\rm dd}-V_{\rm i}^{\rm T}-|V_{\rm tp}|\right)^{2}
$$
\n(20)

and

$$
V_{i}^{\mathrm{T}} = \frac{\left[V_{\mathrm{dd}} + V_{\mathrm{tn}} \sqrt{\frac{(W\mu_{\mathrm{n}}/L)_{\mathrm{n}}}{(W\mu_{\mathrm{p}}/L)_{\mathrm{p}}}} - |V_{\mathrm{tp}}|\right]}{\left[1 + \sqrt{\frac{(W\mu_{\mathrm{n}}/L)_{\mathrm{n}}}{(W\mu_{\mathrm{p}}/L)_{\mathrm{p}}}}\right]}
$$
(21)

When $V_{\text{tn}} = |V_{\text{tp}}|$ and $(W\mu_{\text{n}}/L)_{\text{n}} = (W\mu_{\text{p}}/L)_{\text{p}}$, we get the ideal VTC with $V_i^{\text{T}} = V_{dd}/2$ and equally fast rise and fall times. Recalling that $Idt = C_L dV$, the time needed to discharge the capacitor (high to low transition) while the NMOS is in saturation is given by (Ref. 3, p. 875)

$$
\tau_{\rm phl, sat} = \frac{C_L [V_{\rm dd} - (V_{\rm dd} - V_{\rm tn})]}{\left(\frac{W\mu_{\rm n}}{L}\right)_{\rm n} (V_{\rm dd} - V_{\rm tn})^2}
$$
(22)

Integrating $C_{\rm L} dV$ from $V_{\rm dd} - V_{\rm tn}$ to $V_{\rm dd}/2$ gives (Ref. 3, p. 876)

$$
\tau_{\text{phl,lin}} = \frac{C_{\text{L}}}{2\left(\frac{W\mu_{\text{n}}}{L}\right)_{\text{n}}(V_{\text{dd}} - V_{\text{tn}})} \ln\left(\frac{3V_{\text{dd}} - 4V_{\text{tn}}}{V_{\text{dd}}}\right) \tag{23}
$$

The total delay time τ_{ph} is equal to the sum of Eqs. (22) and I_{on}/I_{off} , which is the pTFT on current to off current. (23). The analysis for the low to high transition is the same **Other Inverter Technologies** where the PMOS device is in operation. Equations (22) and (23) indicate that the propagation delay is minimized by min- In many cases SRAM designs have been tailored to take ad-Equations (22) and (23) indicate that this leads to an increase design. in the propagation delay as demonstrated by Norishima et al. When speed is the most critical objective for a given SRAM

to its NMOS counterparts as shown in Fig. 7. The enhance- vices. A common bipolar SRAM configuration utilizes emitterment and depletion load NMOS inverters were used in early coupled logic (ECL). Access times of less than 1 ns are SRAM chips but are seldom used today. The reasons are that achieved with bipolar SRAM technology (9). However, much the enhancement load NMOS inverter has a reduced NM higher power dissipation results because of the need for lower $(V_{oh} = V_{dd} - V_t)$ and the depletion load NMOS inverter has impedance resistors (high current) and a much larger cell high-power dissipation since the load is always on. In CMOS area. static power is nearly eliminated while the dynamic power is Bipolar CMOS (BiCMOS) technology has been developed the same as for NMOS $(C_L V_{dd}^2 f)$. Thus, the overall CMOS power consumption is reduced compared with the NMOS in- and logic circuitry while using bipolar devices for the circuits

NMOS results in an asymmetric voltage transfer curve and buffers, and the sense amps, which require high gain and slower propagative times because of the reduced drive cur- need high input sensitivity for fast sensing of small differenrent. To reduce the cell size while maintaining the advan- tial bit-line swings (10). Application of bipolar devices detages of CMOS performance an alternative approach was creases the access times and thus improves overall SRAM demonstrated (6,7) by using a PMOS thin-film transistor chip performance. One design implements bipolar, pTFT, and (pTFT). The TFT is a poly Si transistor built on top of the CMOS technologies to optimize performance, cell area, and NMOS bulk driver. The cross section of the pTFT load cell is static power dissipation (11).

Figure 8. Cross section of pTFT load SRAM cell. The pTFT load shown within the dashed box is a double-gated device with a P-LDD region. The driver and access transistors are noted. Reprinted after Ref. 8 by permission of IEEE (\odot 1992 IEEE).

given in Fig. 8 (8). The disadvantage of this cell is that is has a lower current drive compared with bulk PMOS loads and it adds a masking step. Improving the pTFT load cell performance is addressed below. The key parameter is the ratio

imizing the load capacitance and maximizing the drive cur- vantage of the benefits of the different technologies available. rent, as was the case for the *R*-load NMOS inverter. It is im- For example, one application is to use depletion load NMOS portant to note that the power supply voltage continues to in the SRAM array and CMOS technology in the external cirdecrease as geometric design rules shrink to avoid degrada- cuitry to maximize speed and array density while lowering tion of device performance because of hot carrier effects. the overall power consumption compared with an all NMOS

who found that the delay per stage nearly doubles when V_{dd} application (e.g., cache memory in high-speed computers), the is lowered from 5 V to 2 V (4). bipolar transistor can be implemented for the driver because The CMOS inverter has the best noise margin compared of its much faster switching speed relative to MOSFET de-

to take advantage of the low-power CMOS for the SRAM cell verter which dissipates considerable amounts of static power. needing high speed and high gain. These circuits include high Reducing the size of the PMOS device relative to the capacitive nodes in the decoders, word-line drivers, output

Figure 9. Comparison of SOI and bulk CMOS SRAM performance for (a) power-delay product vs channel length and (b) delay per stage vs power supply voltage. Reprinted after Ref. 12 and 63 by permission of IEEE $(© 1993, 1989$ IEEE).

Another technology being developed is semiconductor on or column in the array based on the address that is sent to it from IBM demonstrated a 3.5 ns access time at 1 V using 0.1 of the decoder function is shown in Fig. 10(a), where the ad- μ m CMOS (12). Additional advantages of SOI include significantly reduced latch-up and body effect and fewer soft errors. However, the higher cost and defectivity of SOI is limiting its current use. As gate lengths decrease below the 0.25 μ m range, SOI may be an acceptable tradeoff to achieve the better performance.

THE FUNDAMENTAL COMPONENTS OF THE BASIC SRAM ARCHITECTURE

As noted above, there are a number of factors that limit the operating speed of the SRAM chip. In addition to the memory array itself, the access time of a SRAM is also influenced by the address buffer, decoders, sense amplifier, and output buffer circuitry (47) due to the delay with signal propagation through these circuits. The delay increases as the number of inputs and outputs increases. This section discusses the important details of these peripheral circuits and the methods used to improve their performance.

The Row Decoder

The decoder circuitry is divided into the predecoder and de- **Figure 10.** (a) Schematic of decoder circuit using NAND gates and coder. The function of the decoder is to select the desired row inverters. (b) Transistor schematic of NAND gate.

insulator (SOI) where the active Si used for the SRAM is iso- from the input buffer. A conventional two input/four bit lated from the substrate by a thick silicon dioxide layer. The NAND/inverter-based decoder is provided as an example in use of SOI significantly reduces the parasitic capacitance as- Γ ig. 10(a) while Fig. 10(b) shows the transistor schematic for sociated with the substrate in standard MOSFET technolo- the NAND gate. The truth table for the NAND gate is given gies. Much lower propagative delay times are obtained, par- in Table 1. Only when both of the inputs (A and B in Fig. 10) ticularly as the channel length and power supply voltages are at a logic state "1" (or "high") does a logic state "0" (or decrease as shown in Fig. 9 (12,63). In fact, Shahidi et al. low) get passed as the output of the NAND gate. An example

take up a larger area and operate at lower speeds. Each ad- **The Column Decoder** dress line in the array would require a NAND gate output, resulting in extensive area overhead for larger memory The column decoder is typically smaller in design, utilizing feeds into one of the corresponding NAND gate inputs in the decoder is intended to be in operation. The output of each

and decoder circuits can increase significantly, leading to gate decoder architecture results in a large total gate capacitance and large layout area which limits fast decoding operation (39,50). A simple estimate of the delay time associated with the word line can be obtained from (Ref. 12a, p. 831)

$$
t_{\rm d} = t_{90\%} - t_{10\%} = 2.303\tau - 0.105\tau \tag{24}
$$

$$
\tau = R_{\rm wI} C_{\rm T} \tag{25}
$$

$$
C_{\rm T} = C_{\rm w1}(A_{\rm w1} - A_{\rm g}) + C_{\rm g}A_{\rm g}
$$
 (26)

where C_{wl} and A_{wl} are the capacitance and area associated with the word line (typically a poly or polycide layer). C_g and

Table 2. State of Output Rows for Each Possible Input to the 4 Bit Decoder in Fig. 10

	Address Input IA Input IB Row 0 Row 1 Row 2 Row 3			
00				
01				
10				

 A_{g} are the capacitance and area associated with the gates along the word line. This is a pessimistic estimate but gives values on the order of the actual circuit. A distributed lumped-parameter model would give a more accurate estimate (12a). Equations (24) and (25) are given to indicate the key components for load capacitance along the word line. Simulation software can be developed to address the minimization of these circuit loads (51).

dress of row 2 (10) is presented at the two inputs of the de-
coder. In this case, the NAND gate, N1, has two inputs, 1 and
ment was the implementation of the predecoder: One such improve-
o, and thus gives an output of 1

arrays. Most have adopted the use of a predecoder to mini- pass gates for accessing the bit lines and for the transfer of mize the increase in area and improve overall decoder speed. data. A single pass gate approach is shown for two-column The predecoder takes on the functionality of the decoder and access in Fig. 11. The PC node is the precharge node used for is thus the same layout shown for the decoder example in Fig. increasing read speed and will be discussed in the Read/Write 10(a), with the exception that the inverters at each NAND Operation section below. The incoming address lines, $\langle 0 \rangle$ and gate input are eliminated. Each output from the predecoder $\langle 1 \rangle$, come from the column predeco gate input are eliminated. Each output from the predecoder $\langle 1 \rangle$, come from the column predecoder which receives the ad-
feeds into one of the corresponding NAND gate inputs in the dress from the input buffer. When the decoder. The other input to each NAND gate in the decoder with that column address are set high, data are allowed to is connected to an enable circuit, which is triggered when the transfer into or out of the cell being accessed (recall, the row NAND gate in the decoder is then fed through an inverter at the same time), depending on whether the operation is into the corresponding word line in the array. The delay times associated with the pass gate One can appreciate that as the memory array size in- column decoder are not as severe as for the NAND gate decreases, the number of devices required for the predecoder coder due to the fewer number of transistors used. The colspeed and area penalties. The conventional two-input NAND row predecoders and, thus, require high fanout capability.
gate decoder architecture results in a large total gate capaci- BiCMOS SRAM designs typically utilize bip

 $V_{\mathsf{dd}} \mathsf{A}$ | $V_{\mathsf{dd}} \mathsf{A}$ | $V_{\mathsf{dd}} \mathsf{A}$ | V_{dd} PC <0> <1> <0> <1> <2> <3> DATA –DATA

Figure 11. Pass gate column decoder circuit.

row predecoders to decrease access time while CMOS logic is often adequate for the pass gate approach of the column decoder shown in Fig. 11 (Ref. 10, p. 21).

SRAM Read/Write Operation

This section briefly discusses the read/write operation of SRAM. Two key measures of SRAM speed are the "read access time" and the "cycle time" (Ref. 10, p. 15). The read access time is the propagation delay from the time when the address is presented at the input of the memory chip until the data are available at the output. The cycle time is the minimum time that must be allowed after the initiation of the read/write operation before another read/write is initiated. Writing to any cell or falsely reading an incorrect state or cell in the array during read operation must be avoided. In addition, writing to an incorrect cell or disturbing the logic state of another cell during write operation must not occur.

The read operation is understood by examining the SRAM in Fig. 5 which is a CMOS SRAM cell with the addition of the bit-line pull-up transistors (T3 and T4) and a simple differen-
tial sense amplifier (1b). Two bit lines are generally needed The word and bit lines and the key sense amp nodes (DATA and to ensure maximum operating speeds (Ref. 2, p. 378). Read $-DATA$) waveforms are given. Note the duration of the word-line occurs by pulling the bit lines high (set the precharge node voltage over the entire read operation for the static read configu-PC to V_{dd}) and then turning on the access transistors (T1 and ration. T2) by applying V_{dd} to the word line. The read operation is designed this way because a single NMOS device is poor at passing a one, and the PMOS devices are generally small by setting word line to V_{dd} . Then the data on the output of an (Ref. 1a, p. 567). The logic state of the cell means that either inverter connected to one of the bit lines is read. A key design node A or node B (see Fig. 5) will be low, and thus one of the issue with the precharge approach is the timing of the prebit lines is pulled low. Sense amp circuitry is connected to the charge pulse and the activation of the word line. If the word bit lines to compare the voltages on the bit and -bit lines and line is set high before the precharge is off, SRAM cells along thus determine the voltage at nodes A and B. When the ac-
cess gates of T1 and T2 are turned on (word-line level is high), p. 569). cess gates of $T1$ and $T2$ are turned on (word-line level is high), the bit that is pulled down by the logic state of the cell during Write operation occurs by pulling one bit line low and leavread falls to a value, which is function of the size of T1, T2, ing the complementary bit line at its high level. This forces T3, T4, T5, and T6, A typical waveform, which plots the vari-
T6. T4, T5, and T6, A typical wave T3, T4, T5, and T6. A typical waveform, which plots the various key cell node voltages as a function of time, is shown in (see Fig. 5) are turned on. Figure 13 shows a basic circuit Fig. 12 for the circuit in Fig. 5. Before setting the word line used to write data where the write access transistors T9 and high, the bit lines are near 4 V in this example ($V_{dd} = 5$ V), T10 are turned on to set the bit lines to the desired values. and the DATA and -DATA nodes are just above 2 V. After Then the word line is set high to turn on the access transisthe word line is set to V_{dd} , the bit line and the DATA and tors T1 and T2. To write a one to the cell the -bit line is goes below 1 V. The larger the pull-down transistors relative node A low and node B high.
to the pull-up transistor, then the larger the difference be-
SRAMs can be operated in the common asynchronous to the pull-up transistor, then the larger the difference between DATA and -DATA and, hence, the faster the sense mode where no external clock is required, and thus the circuit amp is able to differentiate a signal. However, the size of the design is simplified. For faster SRAM operation the synchro-
pull-down transistors is limited to keep the RAM cell size nous or clocked mode can be implemente pull-down transistors is limited to keep the RAM cell size small, and thus there is a tradeoff between speed and differ- expense of more complex circuitry. This can be done by adding ential voltage (Ref. 1a, p. 570). In addition, the conductance latches to the input. Address transition detection (ATD) cirof the driver (T6 in Fig. 4) must be much larger than that of cuits are used to provide the initial pulse so that asynchroaccess device T2 so that the drain voltage of T6 does not rise above its V_{tn} and result in a change in the state of the cell during reading (Ref. 2, p. 380). This is an issue of cell stability which is discussed in detail later.

The read operation discussed above where PC is set to V_{dd} during the entire read, as shown in Fig. 12 is called a static read. To minimize power loss and pull-up time, a dynamic precharge design is used. Its configuration is the same as Fig. 5, except that PC is not tied to V_{dd} during the entire read and the sense amp is replaced by an inverter whose output is the data. In this case, the PC node is given a short pulse followed Ref. 1b by permission of John Wiley & Sons Inc. © 1991.

 $-DATA$ voltages diverge. DATA goes above 3 V, and $-DATA$ pulled low whereas the bit line is left at $V_{dd} - V_{t,T4}$ which sets

Figure 13. Basic write configuration circuit model. Reprinted after

nous SRAMs can be operated as if synchronous (Ref. 1b, p. 394). This pulse is generated when one or more of the inputs (such as addresses or chip selects) have changed. It acts as an original clock for subsequent internal clocks. Use of ATD methods results in higher speed and lower power in asynchronous SRAM (12c).

Another method of improving access time is known as pipelining (12d,12e). Essentially, the circuit is divided into pipe segments, which are input-triggered and self-resetting circuit blocks. The read or write operation cycles through each block. After it has gone through the first block, it enters the second block while at the same time the next read or write operation can begin in the first block. In this manner, the access time was nearly cut in half, as demonstrated by Chappell et al. (12e). **Figure 14.** Differential amplifier utilizing bipolar junction tran-

The Sense Amplifier

The sense amplifier circuitry noted in Fig. 1 is critical in
achieving fast access times for high-performance SRAMs. As
stated above, its function is to amplify the difference between
the signals on the two complementary fast sensing. A simple CMOS inverter such as the one shown is the oarly voltage and is on the order of 30 V to 200 V for
in Fig. (6t) can be used if low power is required at the expense CMOS and 50 V to 100 V for BJTs. V

$$
\text{CMRR} \approx \frac{1 + 2g_{\text{md}} r_{\text{dss}}}{2} \tag{27}
$$

where g_{md} is the transconductance of the other NMOS driver and r_{dss} is the drain-to-source resistance of the current source device.

Many SRAM manufacturers have implemented a BiCMOS technology in order to take advantage of the higher gain bipolar junction transistor (BJT) for the peripheral circuitry requiring high gain and high fanout (e.g., decoders and sense amps) at the expense of higher power dissipation (45,46). A simple BJT differential amplifier utilizes emitter coupled logic (ECL) and would have the same layout as the CMOS differential amplifier, except that the NMOS transistors would be NPN BJTs. The PMOS active loads would be resistors or active load PNP BJTs. For an active load bipolar differential amplifier of the ECL design (Ref. 12a, p. 449)

$$
\text{CMRR} \approx \frac{1 + 2g_{\text{md}} r_{\text{os}}}{4} \tag{28}
$$

sistors.

bit lines. Thus, the gain of the amplifier is a key metric for differential amplifiers, respectively (Ref. 3, pp. 519, 532). *V*_A for consing A simple CMOS inverted such as the ear of some phenomena is the early voltage

p. 572). A conventional current-mirror, as shown in Fig. 15

Figure 15. Conventional current sense amp mirror. The simplified CMOS sense amp is shown in the dashed box. Reprinted after Ref. 50 by permission of IEEE $(⑤ 1990$ IEEE).

A 20% increase in the gain of the current sense mirror was power. Resistive loads were used primarily for high-density achieved by adding additional PMOS devices in parallel with arrays whereas full CMOS was used for embedded memory in each PMOS active load of the convention current mirror (50). logic applications. However, poly load resistors require high Another high-performance CMOS sense amp is the latched resistance for low standby current but not too high in order sense amp, which has been shown to be capable of identifying to maintain a minimum current to keep the storage node voltage swings as low as 10 mV (47), resulting in bit-line de- charged. Production of BiCMOS began around the 256 kb to

inverters as a function of minimum design rule. Reprinted after Ref.

(50), has a reasonable gain over a wide input voltage range. the 16 kb and 64 kb memory size because of its lower standby lay times of 0.3 ns from selection of the word line. 1 Mb array size for high-speed applications while minimizing static power loss (Ref. 9, p. 579).

IMPROVING TODAY'S SRAM CELL COST
 EXECUTE: The R-load cells become more problematic as the power
 EXECUTE: The supply drops which has led to a wider use of pTFTs (6,7). The

pTFT cell size is reduced by more than a

To develop faster and larger memory arrays, MOS IC mini-
with the standard bulk PMOS technology, as shown in Fig.
my and achieve a high L_a to keep the storage node
gate lengths as seen in the trends in Fig. 16 (13,18,43 rates (SER), and higher cost.

4T vs 6T: Cell Stability

Two disadvantages of the 4T cell are the cost (due to process complexity) and the inferior cell stability (particularly at lower V_{dd}). An analysis by C. Lage et al. (14) indicates that the 4T cell has a higher process complexity and cost ≥ 22 mask steps compared to ≈ 18 for full CMOS (15)]. The larger the array, however, and the higher the yield, then the more cost-effective the complex processes become. They also point out, however, that the more complex the process is, then the less compatible it is with more standard CMOS logic processes that a company may be running on the same manufacturing line (14). The advanced 6T cell incorporates a number of technological improvements compared with the simple 6T cell, including trench isolation (16,17), self aligned contacts (14,18), optical proximity effect correction (18), and local interconnect (14).

Data stability is of primary concern (especially as V_{dd} is reduced) and depends on the cell ratio, data leakage, and soft errors (13,19). If the cell is overly sensitive to switching or noise, then data is lost during reads (19). Memory cell stability is measured by the static noise margin (SNM) which is
Design rule, um understood by considering the circuit diagram of the SRAM **Figure 16.** Cell area comparison between pTFT and bulk PMOS load cell during read operation (refer to Fig. 5). The SNM is de-
inverters as a function of minimum design rule. Reprinted after Ref. fined as the critical valu 18 and 43 by permission of IEEE (© 1996, 1993 IEEE). voltage source V_{sm} (placed between the input of each inverter

Figure 17. Extraction of SNM from the voltage transfer curves at **Figure 18.** Calculated SNMs as a function of cell ratio for pTFT load line. Ref. 8 by permission of IEEE (© 1992 IEEE).

the SRAM storage nodes A and B in Fig. 5. V_A as a function of V_B is and R-load inverters. The pTFT load shows results for two different denoted by the dashed line whereas V_B vs V_A is denoted by the solid hole mobilities which reflects drive current capability. Reprinted after

T2) or

$$
\beta = \frac{(W/L)_{\rm D}}{(W/L)_{\rm A}}\tag{29}
$$

Calculated SNMs from the poly resistor load and pTFT load cells are compared for various cell ratios in Fig. 18 for V_{dd} = 3 V and gate lengths of 2 μ m (8). This figure indicates that the SNM improves with increased cell ratio and is better for pTFT loads compared with resistive loads because of the higher load currents. Figure 18 also shows that the SNM increases as the drive current I_{on} of the pTFT load device increases [with increasing carrier mobility μ_{p} , see Eq. (8)] (8,15,20). The relationship between the SNM and the minimum power supply voltage $V_{dd,min}$ necessary to maintain SRAM operation (21,22) is provided in Fig. 19. This result combined with that of Fig. 18 indicates that, to achieve the smaller $V_{dd,min}$ necessary for smaller geometries, the cell ratio must increase, causing an increase in cell area. Simulated results given by Yuzuriha et al. in Fig. 19 (22) show that a cell ratio of about 3 is required for 3 V operation. In an ideal Figure 1 class compared with testance with the SNM increases as the drive current I_{on} of the pTFT load device increases as the drive current I_{on} of the pTFT load device increases (with increasing carrier mobility $\$

$$
V_{\rm dd,min} = (1 + \gamma_{\rm a})V_{\rm td} + V_{\rm ta} \tag{30}
$$

old voltages, respectively, and γ_a is the access transistor body ratio curve. Reprinted after Refs. 21 and 22 by permission of IEEE effect coefficient (because its source is floating). Thus, $V_{dd,min}$ (\odot 1993, 1991 IEEE).

Figure 19. Relationship between Cell ratio and SNM with the minimum power supply voltage necessary for SRAM operation. The solid where V_{td} and V_{ta} are the driver and access transistor thresh- line reflects the SNM curve whereas the dashed line denotes the cell

cell ratios of 1 and 2. All of the 4T cells have a cell ratio of 2 and

increased arbitrarily to obtain a larger I_{on} because this in- to the gate of the bulk NMOS access transistor, and the comcreases both cell area and I_{off} . A higher I_{off} increases standby plementary word line is connected to the gate of the pTFT power. In fact, the requirement of less than $1 \mu A$ for 16 Mb access device. The GAT is used for improved pTFT perfor-SRAM dictates that I_{off} must be less than 60 fA per pTFT and mance. The overall cell size is reduced by 84% under conven-

A number of demonstrated improvements make the pTFT access transistors and two bit lines. more robust with a larger I_{on} for improved cell stability. One method for increasing the drive current of the pTFT without
taking up more cell area is putting the gate electrode on both
the top and the bottom of the poly silicon TFT channel (24–The soft error rate (SER) is another pro the top and the bottom of the poly silicon TFT channel $(24-$ The soft error rate (SER) is another problem which must be 27). The poly 4 layer shown in Fig. 8 is added to form a dou- addressed as SRAM densities continue 27). The poly 4 layer shown in Fig. 8 is added to form a double-gated TFT (DGT). With this design, the effective area of hard error is defined as a location in the memory array which the device is increased thereby increasing the current drive always fails to output the data previously written to it and is because $I \approx W/L$. An extension of the DGT is the gate all often caused by physical defects which occur during proaround TFT (GAT) which essentially is the DGT with sidewall cessing. Conversely, soft errors are single nonrecurring errors transistor action as well (24). The gate poly Si surrounding in the array which are not caused by process defects. Rather, the channel poly Si simultaneously, and thus no contact holes they are circuit induced by power supply noise, inadequate
for the bottom gate are required, saying a masking step com-
noise margin, or sense amplifier imbalan for the bottom gate are required, saving a masking step com- noise margin, or sense amplifier imbalance (Ref. 9, p. 616). pared to the DGT. Maegawa et al. $(20,24)$ demonstrated a reduction in I_{off} of nearly two orders of magnitude at a drain DRAM as alpha particles originating from the decay of trace voltage of -3 V and an increase in I_{off} of a factor of 2 for the uranium and thorium in voltage of -3 V and an increase in I_{on} of a factor of 2 for the uranium and thorium in IC packages. The SER results from GAT compared with the single-gate TFT (SGT). The SNM electron-hole pair generation by the ioniz GAT compared with the single-gate TFT (SGT). The SNM was about 300 mV and $I_{on}/I_{off} > 10^7$ for a 0.4 um channel charges up the DRAM capacitors. The problem increases for

One method for reducing I_{off} is using a resistor in the hence, less charge needed to cause an upset. lightly doped drain (LDD) region (28), as highlighted in Fig. SRAM soft errors occur (32), when the voltage drop in the 8, where the lighter *p*-type poly is formed between the pTFT storage node of the cell that is induced by the impinging channel and the P+ source/drain. As the LDD dose is de- alpha particles is not compensated for in time by the current creased, I_{off} decreases (28) but the maximum drive current is supply to the node (6). Thus, high-speed operation of the also reduced (28,29). AT&T demonstrated an I_{on}/I_{off} = 4 \times SRAM has a higher soft error rate. A detailed treatment of 10^5 at -3.3 V with a cell dimension of 0.35 μ m × 0.35 μ m

 $(30,31)$ because I_{off} is significantly reduced, as demonstrated in Ref. 28, where $I_{on}/I_{off} > 10^8$ for a channel length of 0.7 um. Modifications have been made to improve the LDD TFT characteristics, such as forming an N^- offset resistor between the access transistor and the storage node of the cell by blocking the N^+ poly implant in this region. With a resistance of 10 k Ω , the SNM improved from 100 mV to 270 mV (at a V_{dd} of 3 V) and $V_{dd,min}$ improved from 2 V to 3.6 V (for a cell ratio of 3) (28). The additional resistance, however, decreases the ON current of the access transistor by 30% and thus increases the effective cell ratio of the SRAM cell (28). The 6T cell is the approach of choice for operating voltages ≤ 1.5 V on the basis of the cell stability requirements demonstrated in the simulations in Fig. 20 (18). This figure compares the 6T cell with cell ratios of 1 and 2 with 4T cells with the LDD resistor, a word-line boost, and a cell ratio of 2. The word-line boost incorporates pushing the word-line voltage above the power supply voltage to increase the voltage written into the cell.

Recently, two new 4T cell structures maintain 6T-like cell stability with the advantages of the smaller cell area afforded by the TFT load. One cell implements PMOS drivers and *^V*dd, V Figure 20. Simulation comparing various 6T and 4T SRAM cell nTFT loads (31). The nTFTs show superior device characteris-
SNM as a function of names upply values The 6T cells shown have tics compared with the pTFTs and do n SNM as a function of power supply voltage. The 6T cells shown have tics compared with the pTFTs and do not require an LDD
cell ratios of 1 and 2. All of the 4T cells have a cell ratio of 2 and layer, saving a mask step. T include the enhancements of an N-resistor with and without a 0.8 V of improved cell stability with the nTFTs and has an I_{on}/I_{off} of word-line boost. Reprinted after Ref. 14 by permission of IEEE 5×10^5 compared with 1×10^4 for the a pTFT with LDD. (1996 IEEE). Another 4T pTFT structure presented by Mitsubishi (29) replaces the dual bit-line bulk NMOS access transistors by a single bit line with a pTFT in parallel with a bulk NMOS high I_{on} in the load device. However, the pTFT size cannot be device for the access transistors. The word line is connected $I_{\text{on}}/I_{\text{off}} > 10^8 \ (13,22)$. tional 0.3 um design rules compared to the SGT with two bulk

length pTFT. smaller geometries because of the smaller capacitances and

this issue shows that the more likely source of soft errors is (28). The I_{on}/I_{off} is improved by increasing the channel length cosmic ray events rather than alpha particles (34). The best

the SRAM cell area continues to decrease in size, the amount layer (34). of stored charge in the cell continues to decrease (19), which By comparison, SOI has a much lower SER compared with leads to a higher SER. Figure 21 shows that the capacitance bulk Si because the radiation hardness is much better (37). per cell and critical charge necessary to cause a soft error continue to get smaller for larger SRAM arrays (19,34). The **Split Word Line** issues becomes particularly acute as the operating voltages issues becomes particularly acute as the operating voltages
decrease because the charge on a capacitor is directly propor-
tional to the voltage (recall $Q = CV$). A reduction in SER re-
sults when I_{on} of the load and the

ments a V_{dd} plate stacked over the TFT to form a cell node
capacitor (21). The "fin" capacitor typically used for DRAM is smaller cell has an I_{on}/I_{off} near 5×10^7 and a $V_{dd,min}$ of 1.7 V. implemented so that each fin adds additional capacitance in **Summary** the range of 15 fF to 20 fF (19). Motorola added an oxide-

array densities. The DRAM and SRAM curves are denoted by the

protection against soft errors is to maintain sufficient stored nitride-oxide (ONO) capacitor between the third poly layer charge in the cell to compensate for cosmic rays (34). Because (which functions as a resistor load) and an added fourth poly

The SER in resistor load cells is problematic because of the cells is given in Fig. 22 showing the active area and first polyemony currents. This led to the development of the higher cur-
The conventions are and first pol

The choice of 4T vs 6T cell architecture, BiCMOS, bipolar, SOI, or the various design options mentioned previously depends on a number of engineering tradeoffs between cell area, operating speed, design complexity, chip area, process cost, cell stability, power, and SER. The end user/customer defines performance requirements that the SRAM manufacturer must meet as cost effectively as possible to be profitable. The decision on cell architecture depends on which of these items is most critical for the application and is the least expensive technology to meet customer objectives.

APPLICATION-SPECIFIC SRAMSs

SRAM arrays with logic circuitry designed for a specific task are referred to as application-specific SRAMs (ASSRAM). A number of ASSRAMs are on the market as shown in the summary in Table 3 (Ref. 10, pp. 35 and 75). One interesting application is the nonvolatile SRAM (specifically ''Shadow RAM'' or NVSRAM) which combines SRAM with electrically erasable programmable read only memory (EEPROM). NVSRAM is useful for memory applications which require critical data storage that will not be lost if the power supply drops below Figure 21. Comparison of capacitance per cell and critical charge the necessary operating voltage of the SRAM. This applica-
necessary to avoid a soft error between SRAM and DRAM at various
array densities. The DRAM and SR solid and dashed lines, respectively. Reprinted after Ref. 34 by per- mum power supply to remain functional, but EEPROM does mission of IEEE (© 1991 IEEE). not. However, EEPROM technologies have a limited number

milliseconds not nanoseconds as is the case for SRAM). The array. NVSRAM design consists of a corresponding ''shadow'' EE-PROM cell for each SRAM cell. Logic circuitry is designed to transfer data from the SRAM to the EEPROM when the **SRAM TESTING AND RELIABILITY** operating voltage drops below a predetermined threshold voltage set just above the operating voltage necessary for the **Testing and Redundancy**

Table 3. Listing of Commonly Used ASSRAMs*^a*

1991 IEEE).

Figure 22. Active and poly 1 cell layouts for the conventional single word-line and the split word-line cells. The active and poly 1 areas are denoted by the dashed and solid regions, respectively. Reprinted after Ref. 19 by permission of IEEE (

SRAM to function. The SRAM array is again utilized once

since the since and the streshed vectomecting power or

SRAM chips, like any other manufactured product, are tested

replacing the batteries. Sixty-four kb to 256 k

faults. A detailed list of the fault modes with lengthy explanation of each type can be found in Chap. 4 of Ref. 10. A brief list will be given here by way of summary in order to provide a sample of the type of fault models that exist.

^a Reprinted after p. 75 of Ref. 10 by permission of IEEE (© 1997 IEEE); (Ref. 1b, pp. 478–483).

Stuck open fault (SOF): An open circuit word line

 $\begin{tabular}{p{2.5cm} \hbox{Pattern sensitive fault (PSF):}} \end{tabular} \begin{tabular}{p{2.5cm} \hbox{Pattern sensitive fault (PSF):}} \end{tabular} \begin{tabular}{p{2.5cm} \hbox{The contents of the cell are independent and discussed by the contents of other cells in the array of other cells in the array multiple is compromised by the contents in pluromines implemented to prevent early failure. Gener-
of other cells in the array multiple or other cells in the array multiple is compromised by the physical integers.} \end{tabular} \begin{tabular}{p{2.5cm} \hbox{Nellability is complicated by the physical features of the original to the chip.} \end{tabular} \begin{tabular}{p{2.5cm} \hbox{Nellability is complicated.} \end{tab$

The simple March test writes and then reads a "0" and "1" in

categories: dc and ac testing (Ref. 10, p. 158). Dc tests include
quiescent (static) and operating supply currents, output volt-
age tests (V_{ob} , V_{ol}) to measure the high and low voltages on
outputs when drivin outputs when driving a load, input current tests $(I_{\text{ih}}, I_{\text{il}})$ to has minimized this problem. However, if care is not taken measure the amount of current drawn under a specified high to develop a robust barrier proces measure the amount of current drawn under a specified high to develop a robust barrier process, the barrier wears out or
and low voltage, and input/output pin leakage $(L_{\rm b} - L_{\rm b})$. Ac develops cracks at high stress poi and low voltage, and input/output pin leakage (I_{ilk}, I_{olk}) . Ac develops cracks at high stress points through which junction
tests include voltage and current data retention read cycle spiking occurs. Metal lines are also tests include voltage and current data retention, read cycle spiking occurs. Metal lines are also sheared off by high film
time address access time chin select/enable times output stresses of the dielectrics which sandwich time, address access time, chip select/enable times, output stresses of the dielectrics which sandwich the metals or are
hold/enable times, address setup and hold, write pulse width placed over the metals, such as a high c hold/enable times, address setup and hold, write pulse width

(BIST), which are tests that provide the capability of the chip which leads to functional failure over time if the or circuit to test itself. On-line concurrent BIST is performed does not completely sever the line upon pac or circuit to test itself. On-line concurrent BIST is performed simultaneously during normal functional operation, whereas The top passivation layer provides mechanical protection on-line nonconcurrent BIST is performed while the chip is for the chip and also protects against penetration of moisture idle. Off-line BIST is a test mode performed when the chip is and other contaminants which degrade chip performance over not in operation. Off-line BIST does not detect errors in real time. $Si₃N₄$ is the most commonly used dielectric because of time as can be done with on-line BIST. There are two general its very good barrier properties. However, if pinholes are circuit approaches in implementing BIST: random logic and formed at deposition, the die passes testing after packaging microcoded ROM. Circuit complexity, speed, and chip area but fails over time as moisture or other contaminants diffuse are some of the items to be considered during design. Error- into the chip. The passivation layer also delaminates from the correcting codes (ECC) in the chip are used to correct both underlying layers because of stress or contaminants, and hard and soft errors in the array by utilizing parity bits to takes some of the metal with it. Dielectric delamination also detect bit errors in the array. The penalty for more extensive occurs in the interlayer dielectrics (poly to poly, poly to metal, ECC techniques is chip area. and/or metal to metal). The resulting voids are stress points

which have bad bits found at wafer sort. Redundancy can be in the void. achieved by current blown fuses, laser blown fuses, or laser As mentioned previously, it is important to keep ion coneffective to reduce the total chip area by eliminating the re- tional failures.

It is one thing to build a memory array with high yield and mised during processing because of the large number of properformance coming out of the manufacturing line but quite cess steps which utilize ion/electron plasmas. If regions of the

Data retention fault (DRF): Due to loss in cell data over another to guarantee the same performance over a long petime caused by parasitics riod of use. There are a number of wear-out mechanisms such as leakage which can lead to the failure of a part. This section addresses
as experience of the call are these failures and others and discusses process and/or design

A March test can be used to detect SAFs, BFs, and CFs. form which increase the resistance, completely severing the
This test marches from the lowest address bit to the highest. metal line, or causing shorts to underlying current limit during the design has greatly minimized this succession. The order of the order of the march can be varied to determine
succession. The march can be varied to determine the march can be varied to the two of t the type of the fault. There are many different array tests in
addition to the March test, as can be found in Chapters 4 tion, air exposure, or from penetration of halide ions during
and 5 of Ref. 10. The more thorough the The typical SRAM test program can be divided into two diffusing from the source or drain junction into the metal line and other key timing related tests.

Many SRAM manufacturers implement built-in self-tests thermal stresses result in metal line cracking or shearing

Many SRAM manufacturers implement built-in self-tests thermal stresses Many SRAM manufacturers implement built-in self-tests thermal stresses result in metal line cracking or shearing
IST), which are tests that provide the capability of the chip which leads to functional failure over time if

Redundant cells can be implemented in SRAM designs by which may crack or shear neighboring metal lines, particuadding extra rows and columns to replace those in the array larly if the die temperature increases, increasing the pressure

annealed resistor connections (Ref. 1b, p. 127). The use of re-
dundancy is to assist in yield improvement in the early stages persture increases, the alkali jons (e.g., Na or K) diffuse to dundancy is to assist in yield improvement in the early stages perature increases, the alkali ions (e.g., Na or K) diffuse to of manufacturing a new SRAM technology. As the technology the gate oxide and shift the threshold of manufacturing a new SRAM technology. As the technology the gate oxide and shift the threshold voltage of the transis-
matures, the yields will reach a point where it is more cost-
tors or degrade the oxide over time, wh tors or degrade the oxide over time, which leads to func-

Gate oxide integrity has been given a great deal of attention because it shifts device characteristics over time or
 Reliability causes device failure. Thin gate oxide integrity is also comprochip have a large ratio of conductor area (poly or metal) over The focus of current research is on those devices which exfield oxide relative to the thin gate oxide area, then charge hibit at least two stable operating points to mimic the SRAM buildup during plasma processing (e.g., etches or low temper- cell bistability first shown in Fig. 4. Three-element SRAM cell ature dielectric deposition) or ion implantation dissipates operation has been demonstrated with structures utilizing through the thin gate regions. As a result, the oxide is not so damaged that it does not work coming out of fabrication but thicknesses $\leq 100 \text{ Å}$ and doping concentrations $> 10^{19} \text{ cm}^{-3}$) or could be damaged enough that additional stresses during nor- from heterostructures (e.g., GaAs/AlGaAs) (52–56) as the mal chip operation result in oxide failure or shifting of tran- storage node. An access gate and load are required to comsistor parametrics, leading to SRAM failure. Charge damage plete the three-element cell. These cells were made, however, also results from high current implants, such as source and with III–V materials which are not readily compatible with drain implants. Processes must be carefully monitored to the more mature processing and lower cost of silicon. In addiminimize the extent of charge damage during processing. tion, these devices have very narrow noise margins and large

electrostatic discharge (ESD), and electrical overstress (EOS). Room temperature Si-based multistate quantum devices are Latch-up occurs when bias conditions on a CMOS chip are significantly inferior to date compared with GaAs-based masuch that bipolar action occurs between the source and well terials. A multistate Si-based device has been developed (57) of one device with that of another. A positive feedback loop with a very narrow noise margin $(< 1 V)$ and a high standby forms and the current increases until the devices lock up. One current. way to avoid this is to increase the $P+$ to $N+$ spacing require- Novel Si structures utilizing bipolar technology are also ments and/or implement a guard ring around the correspond- under development (58,59). WSI used the latch configuration ing well and diffusion which both increase SRAM array size. with NMOS drivers and access gates with bipolar loads (58). Another is to tailor the well profiles to minimize the gain of Toshiba developed a cell which uses the reverse base current the parasitic bipolar device which can be done with retro- in an n-p-n bipolar device as the storage element (59). One grade wells that utilize high-energy ion implementation. of the more promising Si-based approaches to date utilizes a Trench isolation or SOI between the diffusions both minimize latch-up. Latch-up is a concern for CMOS SRAM technologies doped layers in a SiGe layer (60). Distinct bistability was obbecause the $P+$ to $N+$ spacing continues to shrink with the tained as shown in the diode $I-V$ curve in Fig. 23 where the technologies to maintain the shrink in array size. ESD and ratio of the resistance in both stable states is over 3×10^6 . EOS occur when excessive voltage or charge connects to the Details of the physical operation of the bistable diode are chip pins. Various input protections on the pads have been found elsewhere (60). SRAM operation was demonstrated (61) designed to withstand normal voltages that the packaged chip with a V_{oh} of 3.3 V and V_{ol} of 1.0 V under an operating voltage encounters during handling and packaging. $\qquad \qquad$ of 3.5 V. An all-Si bistable device was recently fabricated and

ures in the field. HCI occurs as the gate length and gate oxide thickness are scaled, resulting in an increase in the lateral electric field from the source to the drain. This, in turn, leads to the generation of a significant number of electron-hole pairs caused by the impact of high-energy electrons accelerated through the channel. Some of the current generated is injected into the gate oxide, degrading the oxide integrity and shifting transistor characteristics. The problem with this threshold shift is that it results in mismatching of V_t for the driver and access transistor if they are under different bias conditions on their respective drain, gate, and source. Equation (30) indicates that the operating voltage minimum will increase, leading to SRAM failure. In addition, HCI degrades the drive current which also leads to poor cell stability over time. As the operating voltages continue to decrease for smaller device sizes, the allowed shift in SRAM cell device parameters will narrow, making HCI a key concern for each new technology. The implementation of the lightly doped drain (LDD) technology and lower V_{dd} reduce but do not eliminate HCI. Other process enhancements, such as gate nitridation, are being developed to address this issue.

NOVEL SRAM CELL CONFIGURATIONS FOR FUTURE HIGH-SPEED/HIGH-DENSITY APPLICATIONS Figure 23. *^I*–*^V* curve for the bistable diode. The lower inset shows

SRAM structures which are being developed to improve cell The resistor load line is denoted by the dashed line. Reprinted after performance, increase memory density, and/or decrease costs. Ref. 61 by permission of IEEE (\odot 1995 IEEE).

quantum wells formed by delta-doped $(\delta$ -doped) layers (e.g., Additional reliability hazards in the Si include latch-up, power dissipation from the lack of a well-defined "off" state.

bistable SiGe diode with closely spaced p-type and n-type δ -Finally, hot carrier injection (HCI) also leads to SRAM fail- exhibited characteristics very similar to those shown in Fig.

a proposed three-element SRAM cell utilizing the bistable diode as the storage element whose cross section is shown in the upper inset.

CMOS process flows because the growth occurs at tempera-

tures less than 650°C. The cross section shown in Fig. 23 is
 Circuits, **26** (11): 1577–1585, 1991. *Circuits*, **26** (11): 1577–1585, 1991.
 Compared to the Section of the histople diode in the three. 13. S. Flannagan. Future technology trends for static RAMS. *IEDM* one potential application of the bistable diode in the three- 13. S. Flannagan, Future technology trends for static RAM cell which can be built in a very simple double ℓ rech. Dig., 1988, pp. 40–43. element SRAM cell which can be built in a very simple dou-
ble-poly double-metal process. The bistable diode is grown 14. C. Lage, J. Hayden, and D. Subramanian, Advanced SRAM techble-poly, double-metal process. The bistable diode is grown 14. C. Lage, J. Hayden, and D. Subramanian, Advanced SRAM tech-
over the source of the access device and is contacted directly nology—the race between 4T and 6T c over the source of the access device and is contacted directly
to the poly load resistor. The cell size can be made as small
and the source of the poly load resistor. The cell size can be made as small
and is a small alom as current DRAM cells because the diode is a vertical element 15 . M. Helm et al., A low cost, microprocessor compatible, $18.4 \mu m^2$, which can be built to the minimum decimum decimum at the set of the set of the set of which can be built to the minimum design rule. It is esti-
mated that the switching speed of the diode is on the order of
picoseconds (61) and thus SRAM speed is only limited to ex-
ternal circuitry and the load. If the s posit the thin layers with acceptable thickness variation is
developed, this novel cell is one idea which may prove useful
for future high-performance, high-density SRAM.
 $\frac{17}{227-930}$.
 $\frac{17}{27-930}$.

-
-
-
-
-
- 4. M. Norishima et al., High-performance 0.5μ m CMOS technology pp. 485–488.
for logic LSIs with embedded large capacity SRAMs, *IEDM Tech*. $\frac{92}{12}$ Noilsi at al.
-
- 6. T. Yamanaka et al., A 25 μ m² new poly-Si PMOS load (PPL) *Phys.*, **34**: 895–899, 1995.
SRAM cell having excellent soft error immunity, *IEDM Tech.* 95 H Kuriyama et al. A C-s
- 7. M. Ando, A 0.1 A standby current bouncing-noise-immune 1 Mb 26. A. Adan et al., 1990 Proc. Symp. VLSI Tech., 1990, pp. 19–20.
SRAM, 1988 Symp. VLSI Tech. Dig. Tech. Papers, 1988, p. 49. 27. T. Hashimoto et al., Ext. Abs
- sity SRAM's, *IEEE Trans. Electron Devices*, **39**: 2359–2363, 1992.
- 9. S. Wolf, *Silicon Processing for the VLSI Era, vol 2: Process Integra*-
 inverted TET's for 16 Mb SRAM applications using self-aligned
 inverted TET's for 16 Mb SRAM applications using self-aligned
- 10. A. Sharma, *Semiconductor Memories: Technology, Testing and Re-* LDD structures, *IEDM Tech. Dig.,* 1992, pp. 823–826.
- 11. M. Ishida et al., Cornerless active area cell and Bi-T-MOS process for sub-half microm SRAM's, *1994 Symp. on VLSI Tech. Dig. of Dig.,* 1996, pp. 283–286. *Tech. Papers,* 1994, pp. 103–104. 30. H. Ohkubo et al., 16 Mb SRAM cell technologies for 2.0 V opera-
- 12. G. Shahidi et al., SOI for a 1-volt CMOS technology and applica- tion, *IEDM Tech. Dig.,* 1991, pp. 481–484. tion to a 512 Kb SRAM with 3.5 ns access time, *IEDM Tech. Dig.*, 31. C. Liu et al., Using n-channel TFT's without LDD structures for 1993, pp. 813–816.
high stabilities of 1.2-V high-density SRAMs. *IEDM Tech. Dig.*.
- 12a. R. Geiger, P. Allen, and N. Strader, *VLSI Design Techniques* 1995, pp. 919–922. *for Analog and Digital Circuits, New York: McGraw-Hill, 1990,* 32. J. S. Fu, Scaling studies of CMOS SRAM soft-error tolerances p. 831. from 16 K to 256 K, *IEDM Tech. Dig.,* 1987, pp. 540–543.
- 12b. T. Hirose, A 20-ns 4 Mb CMOS SRAM with hierarchical word 33. T. May and M. Woods, A new physical mechanism for soft errors
- 12c. S. T. Flannagan et al., Two 13-ns 64k CMOS SRAMs with very 34. C. Lage et al., Soft error rate and stored charge requirements in *IEEE J. Solid-State Circuits,* **SC-21**: 692–703, 1986. 821–824.
- 12d. K. O'Conner, A prototype $2k \times 8b$ pipelined static RAM, *ISSCC Proc.,* 1989. ated TFT, *IEDM Tech. Dig.,* 1991, pp. 843–846.
- 23 (62). The all-Si structure is readily integrated into existing 12e. T. Chappell et al., A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL
CMOS process flows because the growth occurs at tempera-
SRAM with a fully pipelined ar
	-
	-
	-
	-
	-
- 18. M. Ueshima et al., A $5 \mu m^2$ full-CMOS cell for high-speed SRAMs utilizing a optical-proximity-effect correction (OPC) technology, **BIBLIOGRAPHY** *1996 Symp. VLSI Tech. Dig. Tech, Papers,* 1996, pp. 146–147.
	-
- 1. T. Makimoto, Market and technology trends in the nomadic age,

1996 Symp. VLSI Tech. Dig. Tech. Papers, 1996, pp. 6–9.

1996 Symp. VLSI Tech. Dig. Tech. Papers, 1996, pp. 6–9.

1996 Symp. VLSI Tech. Dig. Tech. Papers,
- *grated Circuits,* New York: McGraw-Hill, 1983, p. 71. *Dig.,* 1993, pp. 809–812.
	- A. Seara and K. Smith, *Microelectric Circuits*. 2nd ed., New York: 22. K. Yuzuriha et al., A large cell-ratio and low node leak 16 Mb Holt, Rinehart and Winston, 1987, p. 860. **SRAM** cell using ring-gate transistors, *IED*
- for logic LSIs with embedded large capacity SRAMs, *IEDM Tech*. 23. I. Naiki et al., Center wordline cell: a new symmetric layout cell
 Dig., 1991, pp. 489–492. for 64 Mb SRAM, *IEDM Tech. Dig.*, 1993, pp. 817–820.

5. D
	- D. K. Schroder, *Modular Series on Solid State Devices: Advanced* 24. S. Maegawa et al., A 0.4 μ m gate-all-around TFT (GAT) using a *MOS Devices, Reading, MA: Addison-Wesley, 1990, p. 173.* μ a dummy nitride pattern
- SRAM cell having excellent soft error immunity, *IEDM Tech*. 25. H. Kuriyama et al., A C-switch cell for low-voltage operation and *Dig.*, 1988, pp. 48–51.
7. M. Ando, A 0.1 A standby current bouncing-noise-immune 1 Mb 26.
	-
	- *Devices Mater.*, Sendai (Business Center of Academic Societies Japan, Tokyo, 1990), p. 393.
	- *tion*, inverted TFT's for 16 Mb SRAM applications using self-aligned
	- *liability*, Piscataway, NJ: IEEE Press, 1997, p. 20. 29. F. Hayashi et al., A highly stable SRAM memory cell with top-
M. Ishida et al., Cornerless active area cell and Bi-T-MOS process grated P⁻N drain poly-Si TFT's fo
		-
		- high stabilities of 1.2-V high-density SRAMs, *IEDM Tech. Dig.*,
		-
	- decoding architecture, *ISSCC Proc.,* 1990, p. 132. in dynamic memories. *Proc. Rel. Phys. Symp.,* 1978, pp. 2–9.
	- low active power and improved asynchronous circuit techniques, advanced high-density SRAMs, *IEDM Tech. Dig.,* 1993, pp.
		- 35. T. Yoshida et al., Crystallization technology for low voltage oper-

STABILITY THEORY, ASYMPTOTIC 341

-
- 37. M. Hashimoto et al., Small geometry SOI technology for high pp. 44-47. density SRAMs, *IEDM Tech. Dig.*, 1991, pp. 973-975. 60. X. Zheng, T. Carns, and K. Wang, A GeSi/Si bistable diode exhib-
- 2403, 1995. poly BiCMOS process for fast 16 Mb SRAMs, *IEDM Tech. Dig.,*
- 39. M. Matsumiya et al., 15-ns 16 Mb CMOS SRAM with interdig-
itated bit-line architecture. IEEE J. Solid-State Circuits, 27 (11): Electron Dev. Lett., 16 (6): 256–258, 1995.
- junctions, *Appl. Phys. Lett.* **71** (15): 2190–2192, 1997. 40. A. Kinoshita et al., A study of delay time on bit lines in megabit
- 41. K. Sasaki et al., A 7-ns 140-mW 1-Mb CMOS SRAM with current sense, amplifier, *IEEE J. Solid-State Circuits,* **27** (11): 1511– 1518, 1992. The contract of th
- 22. T. Seki et al., A 6 ns 1 Mb CMOS SRAM with high-performance
sense amplifier 1992 Symp VLSI Tech. Dig. Papers. 1992. pp. 2000 MINYU ZHENG sense amplifier, *1992 Symp. VLSI Tech. Dig. Papers,* 1992, pp. 26–27. KANG L. WANG
- 43. K. Sasaki et al., A 16-Mb CMOS SRAM with a $2.3-\mu m^2$ single-
bit line moment cell *IEEE I Solid State Cineuite* 28.(11): 1117 Angeles bit-line memory cell, *IEEE J. Solid-State Circuits*, **28** (11): 1117– 1129, 1993.
- 44. M. Ukita et al., A single-bit-line cross-point cell activation (SCPA) architecture for ultra-low-power SRAM, *IEEE J. Solid-*
-
- 46. H. Takahashi et al., 250 MHz BiCMOS synchronous *SRAM, NEC Res. & Develop.* **34** (4): 453–460, 1993. **STABILITY, NYQUIST.** See NYQUIST CRITERION, DIA-
- 47. T. Seki et al., A 6-ns 1-Mb CMOS SRAM with latched sense am- GRAMS, AND STABILITY.
- 48. T. Blalock and R. Jaeger, A high-speed sensing scheme for 1 T METHODS. dynamic RAM's utilizing the clamped bit-line sense amplifier, **STABILITY, POWER SYSTEM.** See Power SYSTEM STA-
IEEE J. Solid-State Circuits, 27 (4): 618–625, 1992.
- *IEEE J. Solid-State Circuits,* **²⁷** (4): 618–625, 1992. BILITY. 49. E. Seevinck, P. van Beers, and H. Ontrop, Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's, *IEEE J. Solid-State Circuits,* **26** (4): 525–536, 1991.
- 50. S. Aizaki et al., A 15-ns 4 Mb CMOS SRAM, *IEEE J. Solid-State Circuits,* **25** (5): 1063–1067, 1990.
- 51. H. Goto et al., A 3.3-V 12-ns 16-Mb CMOS SRAM, *IEEE J. Solid-State Circuits,* **27** (11): 1490–1495, 1992.
- 52. J. Chen et al., Single transistor static memory cell: Circuit application of a new quantum transistor, *Appl. Phys. Lett.,* **62** (1): 96– 98, 1993.
- 53. T. Hanyu, Y. Yabe, and M. Kameyama, Multiple-valued programmable logic array based on a resonant-tunneling diode model, *IEICE Trans. Electron.,* **E76-C**: 1126–1132, 1993.
- 54. A. Seabaugh, Y.-C. Kao, and H.-T. Yuan, Nine-state resonant tunneling diode memory, *IEEE Electron. Dev. Lett.,* **13** (9): 479– 481, 1992.
- 55. T. Mori et al., A static random access memory cell using a doubleemitter resonant-tunneling hot electron transistor for gigabitplus memory applications, *Jpn. J. Appl. Phys.,* **33**: 790–793, 1994.
- 56. P. van der Waft, A. Seabaugh, and E. Beam, III, RTD/HFET low standby power SRAM gain cell, *IEDM Tech. Dig.,* 1996, pp. 425–428.
- 57. C. Liu et al., A novel amorphous silicon doping superlattice device with double switching characteristics for multiple-valued logic applications, *IEEE Electron Device Lett.,* **14** (8): 391–393, 1993.
- 58. C. Brown, SRAM research focuses on simplicity, *Electron. Eng. Times,* p. 35, Sept. 11, 1995.
- 36. J. Hayden et al., A new toroidal TFT structure for future genera- 59. K. Sakui et al., A new static memory cell based on reverse base tion SRAMs, *IEDM Tech. Dig.,* 1993, pp. 825–828. current (RBC) effect of bipolar transistor, *IEDM Tech. Dig.,* 1988,
- iting a large ON/OFF conductance ratio, *Appl. Phys. Lett.,* **66**: 38. J. Hayden et al., A high-performance quadruple well, quadruple
	- 1992, pp. 819–822.
M. Mataumiye et al. 15 ps. 16 Mb CMOS SPAM with intendix ment Si-based static random access memory (SRAM) cell, *IEEE*
	- 1497–1502, 1992.

	1497–1502, 1992.

	1502–1992, A study of delay time on bit lines in megabit junctions, Appl. Phys. Lett. **71** (15): 2190–2192, 1997.
	- SRAM's, *IEICE Trans. Electron.*, **E75-C** (11): 1383–1386, 1992. 63. P. H. Woerlee et al., Half-micron CMOS on ultra-
Example insulator, *IEDM Tech. Dig.*, 1989, pp. 821–824.

State Circuits, 28 (11): 1114, 1993.

45. T. Kikuchi et al., A 0.35 μ m ECL-CMOS process technology on

501 for 1 ns megabits SRAM's with 40 ps gate array, *IEDM Tech*.

501 for 1 ns megabits SRAM's with 40 ps gate arra

- *Dig.*, 1995, pp. 923–926.
 Dig., 1995, pp. 923–926.

H Takahashi et al. 250 MHz BiCMOS synchronous SRAM NEC SUPERCONDUCTORS, CRYOGENIC STABILIZATION.
	-
- plifier, *IEICE Trans. Electron.,* **E76-C**: 818–822, 1993. **STABILITY OF AN EQUILIBRIUM.** See LYAPUNOV
	-