

Table 1. Characteristics of TTL Logic Families

Transistor–transistor logic (TTL) is a family of electronic combined 6 ns delay with 22 mW per gate.
logic used in the construction of computers and other digital The number of TTL families increased with time as prologic used in the construction of computers and other digital systems. It is based on the characteristics of bipolar transistor cesses improved and new circuit techniques were introduced. integrated circuits, and it is well suited to the manufacture of Examples include 74S, 74LS, 74ALS, 74ALS, and 74F. Recent silicon integrated circuits. The TTL family was one of the first examples based on CMOS technology series of integrated circuits to achieve high-volume produc- 74ACT, and 74FCT. Each new family offered a better tradeoff tion. TTL has been the prevailing logic standard since its in- of speed versus power. troduction by Texas Instruments (TI) in the mid 1960s. Table 1 lists key characteristics of a few of these families

Need and Growth: The Space Race Race Ref. 2.

TTL logic provided major improvements in speed, power, size, **TTL Logic Part Numbering Standard** and reliability over previous technologies. This was particularly important in the mid 1960s during the space race. This In addition to constituting an electrical standard for logic,

TTL as a Logic Standard

Military and Commercial Grades The TTL logic family defined an electrical specification for digital logic. Logic parts that met this specification were Each family has two classes of parts defined by their temperaponents were TTL-compatible. This included all logic parts, memories, and microprocessors. Those that were not TTLcompatible had interface parts so they could be designed into

quires more power, and decreasing the power will increase **TTL Utility: The Basic Logic Gate Concept** the delay. TTL was first introduced as three families, each designed for different combinations of speed and power per When they were introduced, TTL offered logic gates that were gate. These were the 74 family, the 74L family, and the 74H smaller, faster, lower-powered, and more reliable than previfamily. The 74 had standard speed and power, the 74L low ous technologies. TTL sold against discrete gates and other

power, and the 74H high speed. The 74 family combined 12 **TRANSISTOR–TRANSISTOR LOGIC** ns typical delay with 10 mW per gate. The 74L family combined 35 ns delay with 1 mW per gate, and the 74H family

examples based on CMOS technology include 74C, 74HCT,

for comparison, and Buchanan discusses TTL families in

period, between the Sputnik satellite launch by the USSR in TTL led to a de facto part numbering standard for TTL-com-1957 and the landing on the moon by the United States in patible logic parts. TI, the primary vendor of TTL logic parts, 1969, became a race between the two countries to be the first introduced the standard. An example TTL part number is to land on the moon. It was a serious race because it had 74H00. The 74 indicates the commercial temperature range, military implications. A key technology, missile guidance, was the H indicates the specific TTL family, and the 00 indicates the same as for intercontinental ballistic missiles (ICBMs). a specific part—a quad two-input NAND gate. TI defined Missile guidance and control requires precision. The rocket most of the initial parts of the TTL families, and its part nummust closely follow its required path at very high speeds to be bering scheme quickly became the standard. All 7400 parts, usable. The computers and logic to provide this control must of whatever family, are interchangeable: they have the same combine high speed of measurement and calculation with function, package types and electrical connection pattern. small size, low power, and high reliability. TTL provided a Data books from various TTL vendors (1,3–6) show the wide significant improvement to this technology. use of this numbering scheme. Also see Wakerly (7) and Buchanan (2).

called *TTL-compatible.* By the 1970s, almost all digital com- ture range: military and commercial. The military parts have a 54 prefix and are guaranteed to work from -55° C to $+125^{\circ}$ C. Commercial parts have a 74 prefix and are guaran-C to 70°C. In addition to guaranteed operation TTL-based systems. over a wider temperature range, military parts have additional testing for reliability. They are subjected to *burn-in,* **TTL Logic Families** which means that the parts are operated at high temperature TTL consists of a set of families of compatible logic parts. The for a period of time, typically 168 h, and then tested. Burn-in first edition of the TTL Data Book from TI in 1973 (1) already
describes five TTL families.
L

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

logic families such as diode transistor logic (DTL), but quickly ual components such as resistors and capacitors were soldisplaced the other logic parts because of the nature of digital, dered to terminal strips and vacuum tube sockets. The strips or Boolean, logic. Computers and other digital systems are and sockets were wired together manually, using wires cut to composed of Boolean logic and memory elements. Gates im- length and soldered, in the same manner as other electrical plement the logic elements, and latches implement the mem- wiring. Electronic wiring was revolutionized by the introducory elements. All possible Boolean logic functions can be cre- tion of the printed circuit board, which automated the wiring ated by combinations of one basic gate: the NAND gate or the process. A printed circuit board is a sheet of fiberglass or plas-NOR gate. The NAND gate is a combination of a logical AND and an inverter. The NOR gate is a combination of a logical bonded to either side of it. Ink patterns are printed on the OR and an inverter. Although equivalent, the NAND is fa- copper, and the board is immersed in acid to etch away the vored over the NOR in TTL logic for secondary considerations exposed copper. Thus the name "printed circuit board." Only of speed and historical familiarity. Latch memory elements the copper that is covered by the ink remains. It becomes the can be composed of four NAND gates. As a result, any logic copper wiring that interconnects electronic components insystem can be designed using combinations of NAND gates, stalled on the board. Holes are drilled in the board, and elecas discussed by Wakerly in Ref. 7 and Buchanan in Ref. 2. tronic components are installed on the board by inserting Digital systems prior to TTL were typically built using NAND their leads into the holes in the board. This insertion can be gates made from discrete components. TTL offered a smaller, done by machine. The components are soldered to the copper faster, lower-powered, more reliable NAND gate. Since any patterns using a wave soldering machine that immerses one logic function could be built with combinations of NAND side of the board in liquid solder for a short period of time. gates, designers could design systems using TTL as soon as a This solders all the components at once. The result is a board few basic NAND gate types were available. full of completely interconnected electronic components made

TTL entered a market prepared for it. Prior to 1963, digital Wakerly (7) describes this in more detail.

Implemential market presented, or discrete, components such as resistors, ca-

and connected, or discrete, component

occupied 25 cm² (2 in.²) of printed circuit board space and had
a logic delay of 1 μs. This was very acceptable, because these
alternation The cost of such a silicon device is determined by
a logic delay of 1 μs. Thi

 $3 \text{ cm}^2 (0.5 \text{ in.}^2)$ of board space and had a logic delay of 12 ns.
The result was a factor-of-16 improvement in printed circuit
board space and a factor-of-8 improvement in speed for the
same function.

Silicon and the Printed Circuit Revolution Incentives to Convert to TTL

converting to automated manufacturing, and it benefited from tive incentive to buy TTL instead of existing discrete-compothis timing. Prior to 1960, electronics was hand built. Individ- nent logic. One of the selling features of TTL when it was

tic, typically 1.6 mm $(\frac{1}{16}$ in.) thick, with thin sheets of copper by automated processes: the wiring is fixed by printing, and **The TTL Silicon Integrated Circuit Revolution** the components are inserted and batch-soldered by machine.

TTL entered the market just as the electronics industry was The improvement in printed circuit board space was an effec-

age. A flip-flop is composed of two latches, requiring eight or unit logic: more NAND gates to implement, as described by Wakerly in Ref. 7. The flip-flop is important because it is the most com- • Unit delay monly used memory element in digital system design. Two • Unit loads
flip-flops in a single package were equivalent to 16 gates and
It is formed. The ability to combine AND and OR functions in the

from discrete components. The dual flip-flop thus represented

from discrete components. The dual flip-flop thus represented

From discrete components. The dual flip-flop a total size reduction of 256. This size advantage meant a cost
saving, because fewer printed circuit boards were required to
implement a design. It also provided savings in testing, be-
cause the TTL gates and flip-flops

Faster systems sold for more money. Also, higher speed could sider the electrical characteris often be used by designers to reduce cost by using sequential nals to design a logic system. often be used by designers to reduce cost by using sequential nals to design a logic system.
methods in place of direct methods In a sequential method Unit loads mean that each gate input puts a single unit methods in place of direct methods. In a sequential method, *Unit loads* mean that each gate input puts a single unit a small amount of logic is used to implement a larger, more load on the gate output that is driving it. a small amount of logic is used to implement a larger, more load on the gate output that is driving it. Each gate output is steps. Each step in the sequence requires a small amount of This is called the *fanout* of the gate. The unit load concept logic, and this same logic is used for all steps. For example, a makes it is easy to calculate whether a gate output rating is
large logic function could be implemented in ten steps by a being exceeded; you merely add up t small amount of logic perhaps one-tenth the size of the original logic. This is a powerful method. Sequential logic is the of 10 loads, meaning that one gate output can drive 10 other basis for the utility of digital computers: they can implement gate inputs. This means that you can assemble large netof instructions using one set of logic. If you introduce a logic overloading any of the gates.

family such as TTL that is 10 times as fast as the logic it ℓ High fan-in means that y replaces, you can often choose whether it is to be ten times as inputs on a single gate. The TTL 7430 has eight inputs, and fast, or have one-tenth the cost, or any point in between. See TTL is capable of many more. High fan-in reduces the gate

in temperature sensitivity, which was very important in the one gate. If you do not have high fan-in, you must create a military and aerospace applications driving the market at the complex of gates instead, using several military and aerospace applications driving the market at the complex of gates instead, using several gates instead of one
time. Logic designs at that time were based on germanium to achieve the same result. Additional gat time. Logic designs at that time were based on germanium to achieve the same result. Additional gates mean additional transistors, and germanium transistors do not work at high components nower and delay so high fan-in can temperatures. All transistors have a maximum usable tem-
perature. Joyce and Clarke discuss these limits in Ref. 9. Ger-

TIL also has the perature. Joyce and Clarke discuss these limits in Ref. 9. Ger-
manium transistors are typically limited to 60° C or less. Sili-
in a single gate. This capability is similar to high fan-in: it con transistors will work reliably up to 125° C. Military and allows you to implement a logic function in one gate that aerospace hardware must be able to work reliably at high would otherwise require several. An example is the 7453.

temperatures, exceeding 100° C in some cases. Silicon transis-

This part combines four AND gates, a f

cuits increased equipment reliability because they reduced **Competition: RTL, DTL, ECL** the number of components by providing more function in a single component. The mean time between failures (MTBF) is TTL was not the first silicon integrated circuit logic family, proportional to the failure rate of the components in the sys- but it became the most popular. The competition was RTL, tem and inversely proportional to the number of components. ECL, and DTL. Wakerly (7) discusses this in more detail. Reliability is partic-

RTL, or resistor-transistor logic, was introduced by Fairularly important in military and aerospace applications, child Semiconductor as the first production silicon integrated where a failure in the field can be prohibitively expensive. It circuit logic family. It was simple in form, but had significant is important in commercial equipment for similar reasons: limitations, as described by Rabaey (10). It was slow, had lim-
field repair of failed equipment is very expensive, both in actual fanout, and was sensitive to temp

the concept of unit logic, logic that could be easily combined tivity.

introduced was that it provided two flip-flops in a single pack- to form complex systems. It had good characteristics as a

-
-
-
-

ufacturer, then combined into a system and tested again. and this delay is independent of how the gate is used, to a Speed improvement was another incentive to buy TTL. first approximation. With unit delays, you do not have to con-
ster systems sold for more money. Also, bigher speed could sider the electrical characteristics of the gate

complex function by doing the logic as a sequence of small rated at 10 loads, for all standard gates and logic functions.
steps Each step in the sequence requires a small amount of This is called the *fanout* of the gate. large logic function could be implemented in ten steps by a being exceeded: you merely add up the unit loads of the gates small amount of logic perhaps one-tenth the size of the origi- the output is driving. TTL provided a any mathematical function, however complex, as a sequence works of gates without having to worry excessively about

High fan-in means that you can have a large number of count. In many designs, you need many inputs to a single Silicon-based TTL also provided significant improvement gate. High fan-in capability means that you can do this with in temperature sensitivity, which was very important in the one gate. If you do not have high fan-in, you components, power, and delay, so high fan-in capability offers

temperatures, exceeding 100°C in some cases. Silicon transistimate the part combines four AND gates, a four-input OR gate, the started circuits also provided a significant increase and an inverter in a single part. This si

field repair of failed equipment is very expensive, both in ac-
ted fanout, and was sensitive to temperature and electrical
noise In addition the speed and poise sensitivity of RTL were noise. In addition, the speed and noise sensitivity of RTL were degraded when you increased the number of output loads. **TTL as Unit Logic** Compared to germanium discrete logic, it was better in speed TTL introduced standardization in logic design. It introduced and density but worse in fanout, loading, and noise sensiferential amplifier, as described by Rabaey (10). It was intro- TTL families in Ref. 2. duced by Motorola Semiconductor and was very fast— CMOS-based logic was not new. The 4000 family of CMOS significantly faster than other families, including TTL. Its logic was developed by RCA in the early 1970s as a mediumdisadvantages were that it was different in form and signal speed (50 ns to 200 ns) but very low-power logic family. TTLlevels from preexisting logic, it used small signals and was compatible versions were introduced by other vendors, notatherefore sensitive to electrical noise, and it was relatively bly the 74C series by National Semiconductor. CMOS logic power-hungry, requiring more power per gate than other logic had the advantage of very low power, but it was also slow and forms. Its high speed and noise sensitivity required more had limited ability to drive standard TTL logic families. It careful design than other logic families. This limited its use- was popular in industrial and aerospace applications, but it fulness for general-purpose designs, which in turn limited its was not as widely used as TTL because of its low speed. market penetration. However, its speed superiority made it The high speed of the FCT family overcame this objection, popular for high-performance applications such as very high- with the result that new families of TTL are based on fast speed supercomputers. Its use in the IBM System/360 Model CMOS technologies. The change to CMOS occurred because

in design and performance. The Fairchild 930 series of DTL Conway (12) for discussions of these technologies. FCT repreactually preceded TTL, and TTL is effectively an improve- sented the point where CMOS passed bipolar technology. ment on DTL. The characteristics and performance of the two CMOS technology has been so successful at implementing families are similar. However, TTL has better speed, fanout, high-speed logic that almost all new TTL families are based and manufacturing costs for equivalent manufacturing tech- on it. Indeed, CMOS technology has almost totally displaced nologies. TTL could directly replace DTL in most cases with bipolar technology in all logic parts. For example, all new miincreased performance. croprocessors and memories are designed in CMOS tech-

TTL Evolution and Levels of Integration: SSI, MSI, LSI, VLSI

Competition from Programmable Logic: After its introduction in the mid 1960s, TTL rapidly evolved. **PLDs and Logic Gate Arrays** The first edition of the *TTL Data Book* (1), published by TI in 1973, contained five families with over 100 different part As TTL has evolved, it has also encountered competition from types. The growth pattern was simple but powerful. New programmable logic and logic gate arrays. A *programmable* parts were introduced that combined increasing numbers of *logic device* (PLD) is an array of TTL gates that is effectively gates into useful logic modules. These new parts became clas- wired after it is manufactured and shipped to the customer. sified into groups defined by their equivalent gate count. The first widely accepted PLD was introduced by Monolithic *Small-scale integration* (SSI) comprised logic that combined Memories (MMI) in 1976 as the *programmable array logic* up to 100 gates in a single package. *Medium-scale integration* (PAL) device. A PAL consists of an array of programmable (MSI) referred to parts that combined 100 to 1000 equivalent AND gates with a fixed array of OR gates that is fully intergates. *Large-scale integration* (LSI) referred to parts between connected by electrical fuses, as described by Birkner (13) and 1000 and 10,000 gates, and *very large-scale integration* (VLSI) Burton (14). The PAL is wired by using a programming device referred to parts with above 10,000 equivalent gates. These to blow all the fuses except the ones desired. The remaining classifications are not exact, but provide a general guideline fuse pattern defines the interconnections of the gates. Many for discussing part complexity. $\qquad \qquad \text{other manufacturers copied MMI and made similar devices.}$

complexity in the early days of TTL. However, at the LSI level refer to these devices. Since the PAL is programmed in the of 1000 gates and above, specific part types emerged, and field (i.e., at the customer rather than at the manufacturer), these parts became known more by their type and character- the full name for these devices is *field-programmable logic* istics than by the term LSI or VLSI. Examples include bit- *devices,* or FPLDs. The advantages of the PLD are that you slice *register and arithmetic–logic units* (RALUs), programma- can create just the custom TTL device you need in a single ble read-only memories (PROMs), random access memories integrated circuit and that you can change the wiring of the (RAMs), first-in-first-out (FIFO) buffer memories, universal gates without having to redesign the printed (RAMs), first-in–first-out (FIFO) buffer memories, universal gates without having to redesign the printed circuit board, as asynchronous receiver transmitters (UARTs), and the most

The evolution of TTL continues to the present. One significant provide wiring between the PLDs. improvement was the introduction of high-speed TTL families A *gate array* is an array of logic gates on an integrated based on complementary metal oxide semiconductor (CMOS) circuit that are connected together by user-defined metal wirtechnology. In 1985, Integrated Device Technology introduced ing as almost the last step in the manufacturing process. The a new form of TTL-compatible logic, FCT, as described in Ref. metal wiring is defined by one of the 12 to 20 masks used in 5. This logic family was based on CMOS technology, and it the manufacturing process. Since only one mask is custom to had two distinct advantages: it was much faster and con- a particular design, the development cost of this integrated sumed much less power than previous of TTL families based circuit is much lower than for a complete integrated circuit.

ECL, or emitter-coupled logic, was based on the linear dif- on bipolar technology. Buchanan compares CMOS and bipolar

91 is described in Ref. 11, for example. the speed of CMOS technology improved more rapidly than DTL, or diode–transistor logic, was very similar to TTL that of bipolar technology. See Rabaey (10) and Mead and nology.

The SSI and MSI categories were useful for expressing "PAL" was trademarked by MMI, so "PLD" was adopted to significant logic part, the microprocessor. ture of programmable AND gates and fixed OR gates, and provide integration at the SSI and MSI levels. *Complex PLDs,* **TTL Continued Evolution: CMOS TTL TTL Continued Evolution: CMOS TTL TTL Continued Evolution: CMOS TTL CONS TTL CONS TTL CONTINUES COLLECTION CONS COLLECTION CONS COLLECTION CONS COLLECTION CONS**

to \$500,000 in development costs, whereas a gate array may same power dissipation. cost \$10,000 to \$50,000. The result is a custom integrated cir- Designers also use glue logic to expand the connection cathe early 1980s. Gate arrays allow a relatively free form of

the PLD and the gate array. FPGAs were introduced by Xil- duce production cost. Alternatively, you can use the saved
inx in the late 1980s. They attemnt to combine the free form pins for additional system functions to add inx in the late 1980s. They attempt to combine the free form pins for additional system functions to add value. We of interconnect of the gate array with the field programmabil. and Buchanan (2) discuss this type of logic of interconnect of the gate array with the field programmability of PLDs, with varying degrees of success and economic tradeoffs. FPGAs provide integration at the LSI and VLSI **TRANSISTOR–TRANSISTOR LOGIC CIRCUIT DESIGN** levels.

PLD, logic gate array, and FPGA devices compete directly
with traditional TTL logic design. Traditional TTL logic de-
sign uses the printed circuit board as the user-programmable
element to connect TTL-family SSI, MSI, and the benefits of VLSI integration—high speed, low power, min-
imaggrison because it is both simple and representative of
imum size, and low cost. Gate arrays of one million gates and
prior logic gate technology. Also, the s imum size, and low cost. Gate arrays of one million gates and prior logic gate technology. Also, the signal levels for DTL and larger are in production, allowing large designs to be imple- TTL are similar which allowed TTL larger are in production, allowing large designs to be imple- TTL are similar, which allowed TTL to replace DTL logic eas-
mented on a single chip. PLDs, gate arrays and FPGAs com- ily Wakerly (7) and and Buchanan (2) desc pete with traditional TTL logic families, but they are still design of various TTL families. TTL-compatible. A PLD, gate array, or FPGA design results in a custom, user-defined TTL VLSI integrated circuit. **Logic Circuit Components: Diodes and Transistors**

such as PLDs and FPGAs are used to implement the majority
of TTL logic designs. However, traditional TTL logic devices
remain popular for utility logic. Large VLSI devices such as
gate arrays, microprocessors, and memories devices. TTL used this way is called *glue logic*. Examples of typical TTL glue logic devices include bus drivers, decoders, **Semiconductor Diodes** multiplexers, and clock drivers. The term glue logic arises be-
cause the focus in these systems is on the VLSI components.
 $\frac{1}{2}$ are of 0.70 V or greater is applied across a silicon *in* junction cause the focus in these systems is on the VLSI components. age of 0.70 V or greater is applied across a silicon *pn* junction The SSI and MSI components used for interconnect are con-
sidered in relation to their service to the VLSI components, rent will be in the milliampere range for the diodes we are sidered in relation to their service to the VLSI components, rent will be in the milliampere range for the diodes we are
as "glue" to connect between them. However, from a logic per-
considering. If a voltage is applied ac as "glue" to connect between them. However, from a logic per-
spective, the SSI and VLSI components are just TTL devices the reverse direction, only a small leakage current will flow.

pand the connection capability of VLSI circuits. A designer age we apply in the reverse direction that is less than the will use TTL bus drivers to allow a VLSI chip to drive many diode breakdown voltage. Figure 1 shows the relationship beother devices. The TTL bus drivers are more powerful than tween voltage and current for a silicon *pn* junction diode. the drivers available on most VLSI chips, and the combination of the VLSI chip and TTL driver will be faster than the **Diode Direct Current Characteristics.** Silicon *pn* junction di-
VLSI chip driving the same signals alone. Also, the power odes have a typical voltage drop of 0 dissipation associated with driving many devices is moved from the VLSI chip to the TTL chip. This can allow the VLSI drop consists of 0.65 V of pure diode forward voltage drop plus chip to drive many loads without exceeding its power limits. 0.050 V of resistive losses. The voltage drop of a semiconduc-Alternatively, decreasing power dissipation on a VLSI chip tor diode changes very little with a change in current. In-

For example, a custom integrated circuit may cost \$250,000 such as a CPU can allow it to run at a higher speed for the

cuit with most of the cost advantages of a standard integrated pability of VLSI chips by allowing the limited number of pins circuit. Wakerly discusses this in Ref. 7. Gate array capability available on VLSI devices to be more effective. For example, as a technology became available with the first integrated cir- a VLSI chip can drive one of 16 output lines directly by allocuits, but gate arrays as a formal technology emerged only in cating 16 pins for this function, or it can drive four pins and
the early 1980s. Gate arrays allow a relatively free form of rely on two external 74138 TTL deco gate interconnect, using the programmable metal layer, and four-bit binary code into a one-of-16 code. The result is a savprovide integration at the LSI and VLSI levels. ing of 12 pins. If you can save enough pins on an VLSI device
Field-programmable gate arrays or FPGAs are a hybrid of such as a gate array, you can use a cheaper package and *Field-programmable gate arrays,* or FPGAs, are a hybrid of such as a gate array, you can use a cheaper package and re-
PLD and the gate array, FPGAs were introduced by Xil. duce production cost. Alternatively, you can use

ily. Wakerly (7) and and Buchanan (2) describe the circuit

To have a more detailed understanding of how logic circuits **TTL as Glue Logic** work, we need to review how diodes and transistors work in Today, gate arrays and other user-programmed TTL devices these circuits, particularly silicon diodes and transistors. The such as PLDs and FPGAs are used to implement the majority following discussion presents conceptual m

the reverse direction, only a small leakage current will flow, with different internal functions. $\qquad \qquad$ in the nanoampere range for the diodes we are considering. Designers use glue logic to provide signal drive and to ex- This leakage current will be essentially constant for any volt-

> odes have a typical voltage drop of 0.70 V when operated at their design current and a temperature of 23°C. This voltage

Figure 1. Relation between voltage and current for a typical silicon *pn* junction diode. The current scale is dependent on the diode size. **Diode Alternating Current Characteristics: Switching Times.**

drop by only 60 mV, less than 10%. Likewise, decreasing the used in logic circuits. When the current through the diode is current by a factor of 10 will decrease the voltage drop by changed from forward to reverse, the diode continues to con-
duct current for the reverse recovery time. After this recovery

rect current (dc) characteristics of a semiconductor diode. It up across it. T_{PR} is defined as the time for the diode to turn consists of an ideal diode; a voltage source V_F , which repre- off at a specified current, where the reverse current applied sents the threshold voltage for diode forward conduction; a to turn off the diode is equal to the forward current. A typical resistor $R_{\rm S}$, which represents the internal ohmic resistance of value of $T_{\rm RR}$ is 4.0 ns for a 1N914 silicon diode. Figure 3 shows the diode; and a current source I_R , which represents the re- a timing diagram of the turnoff waveform of a diode. Note verse leakage current. These diode characteristics depend on that T_{RR} consists of two components: the saturation time T_S the technology used to make the diode. Silicon diodes have a and the transition time T_T . the technology used to make the diode. Silicon diodes have a typical V_F of 0.65 V and an I_R of a few nanoamperes at room Semiconductor *pn* junction diodes require some time to temperature. Voltage across R_S increases this to 0.7 V for typ- turn off because they build up internal charge Q_S in the semiical designs. Germanium diodes have a V_F of 0.35 V and a conductor material during the forward current phase. This reverse leakage of a few microamperes. Silicon Schottky di-charge is proportional to the forward current odes also have a V_F of 0.35 V and a reverse leakage of a few ode. It keeps the diode conducting, and it must be removed microamperes, even though they are based on silicon technol- before the diode can turn off. The time needed to remove this ogy. Although the gross dc electrical characteristics of germa- charge is the T_S component of T_{RR} . This time is thus inversely nium and Schottky diodes are similar, their construction and proportional to the turnoff current. Increasing the turnoff curhigh-frequency characteristics are very different. rent decreases the turnoff time, and vice versa. T_{RR} is speci-

rents vary with temperature. For silicon diodes, the forward There is an upper limit to the turnoff time, which is governed voltage drop decreases with increasing temperature at the by the minority carrier lifetime of the material used to make rate of -2.3 mV/°C. Likewise, the reverse voltage leakage current is an exponential function of temperature. It approxi- shorter the turnoff time of the diode. mately doubles for each 10° C increase in temperature. The strong temperature dependence of reverse leakage current is not have a significant stored-charge turnoff characteristic. the primary factor that limits the maximum temperature of They also have a lower forward voltage, 0.35 V typical, as

Figure 3. Timing diagram of silicon diode turnoff characteristics.

current approaches the forward current, you no longer have a diode.

Semiconductor *pn* junction diodes have a finite turnoff time. This is called the reverse recovery time T_{RR} and is the most creasing the current by a factor of 10 will increase the voltage significant alternating current (ac) characteristic of diodes duct current for the reverse recovery time. After this recovery Figure 2 shows a conceptual electrical diagram of the di- time, the diode turns off, and reverse voltage quickly builds

charge is proportional to the forward current through the dified for a reverse current, equal to the forward current, be-**Diode Temperature Characteristics.** Diode voltages and cur- cause the stored charge is proportional to the forward current. the diode. The shorter the minority carrier lifetime, the

Schottky diodes, because of their different construction, do operation of diodes and transistors. When the reverse leakage opposed to 0.70 V for silicon *pn* junction diodes, as discussed by Rabaey (10). These characteristics are used to advantage in Schottky TTL families, as discussed by Wakerly (7) and Buchanan (2).

> Semiconductor diodes also have a junction capacitance *C*J. This capacitance is a nonlinear function of the voltage across the diode. The capacitance under forward bias is much larger than the capacitance under reverse bias.

Transistors

A bipolar transistor is a current amplifier. A current flow between the base and emitter terminals in the forward direction will cause a larger current to flow between the collector and **Figure 2.** Simplified electrical model of a *pn* junction diode. emitter terminals. The ratio of collector current to base cur-

nto the base will cause a positive current to now from the
collector to the emitter. When the transistor is on, the base is
more positive than the emitter. When off, the collector is more
positive than the base or the emit ilar, but with opposite polarities. A current flow out of the base will cause a current flow from the emitter to the collec-
tor and **Transistor Circuits: Emitter Follower.** Another useful transis-
tor. When on, the base of a *pnp* transistor is more negative tor. When on, the base of a *pnp* transistor is more negative
than its emitter. When off, the collector is more negative than
the base or the emitter. Jovee and Clarke discuss circuit de-
lower. Figure 6 shows an *npn* tra

the base or the emitter. Joyce and Clarke discuss circuit de-

isign with transistors in Ref. 9.

Both *npn* and *pnp* transistors can be made of silicon or

germanium. However, *pnp* transistors have the highest per-

fo

can be modeled by two diodes and a current source. Figure 4 the base current. The collector current as well as the base
shows a conceptual diagram of a diode-based *npn* transistor current will flow into R. The additional shows a conceptual diagram of a diode-based *npn* transistor current will flow into R_1 . The additional collector current model. In this model, forward current flow in the base-would cause V_{tot} to rise if the base emitter diode will cause a current flow between the collector and the emitter. If the base–emitter diode is reverse biased, no current will flow in the collector other than leakage current in the collector–base diode.

Note that this conceptual model is greatly simplified, specifically as an aid to understanding TTL logic circuit design. A significant amount of detail has been purposely omitted. For more thorough and accurate models, see Rabaey (10) and Mattson (17).

Transistor Direct Current Characteristics. In a transistor, the forward voltage drop of the base–emitter diode is a function of the collector current rather than the base current. This is because the transistor equations derive the base–emitter **Figure 5.** Diode-connected *npn* transistor circuit.

voltage as a function of the base current times β , which is equal to the collector current.

Transistor Circuits: Diode Connection. Transistors can be connected as diodes. We will find this useful in discussing TTL circuits. Figure 5 shows an example of a diode-connected transistor. This circuit is an example of a transistor used as a diode.

Forward voltage applied to the diode-connected transistor appears across the emitter–base junction. As the voltage builds up to 0.7 V, current flows between the base and emitter, causing a larger current to flow between collector and emitter. If a constant current is applied, the base–emitter forward voltage will stabilize at the point where the sum of the base and collector currents equals the applied current.

Recall that the base-to-emitter voltage of a forward-biased transistor is equivalent to the forward voltage of a diode with a forward current equal to the transistor collector current. On **Figure 4.** Simplified diode-based conceptual model of an *npn* bipo-connecting the collector and base of a transistor together, the lar transistor. Single collector–base terminal conducts both the collector and base currents. This results in a two-terminal device with characteristics of a *pn* junction diode. The forward voltage of the simulated diode is the base-to-emitter voltage of the tran-
rent is the *current gain* β of the transistor. A typical value for circum and is conjugated to the forward veltoge of a diode at of the transistor. A typical value for sistor, and is equivalent to the forward voltage of a diode at β is 100. β is 100.
Bipolar transistors come in two types: *npn* and *pnp*. Of a current equal to the collector current. Since the collector
these, *npn* transistors are positive-oriented: a positive current and base currents ar

Diode Model of Transistor. For our purposes, the transistor current between the collector and emitter, equal to β times can be modeled by two diodes and a current source. Figure 4 the base current The collector curre current between the collector and emitter, equal to β times would cause V_{OUT} to rise if the base–current were constant.

This means that V_{OUT} will accurately follow V_{IN} with a 0.7-V ence is of the order of 100 to 200 fliv for typical sincon
drop. This is why it is called an emitter follower, because the
emitter voltage follows th current to the capacitor until it charges up to V_{IN} minus 0.7 V. The current decreases as the voltage rises. The output volt- 1. The base–emitter forward voltage is determined by the age continues to rise asymtotically toward V_{IN} , but at an expo-collector current, while the collector–base forward voltnentially decreasing rate. In typical digital circuits, the out- age is determined only by the collector–base diode curput voltage rises to within a few tenths of a volt of V_{IN} as rent. In a typical transistor in the saturation region, the determined by leakage currents in the load attached to V_{OUT} excess base current in the collector–base diode may be

Transistor Circuits: Saturated Switching. The most significant of 75 mV if the diodes were the same size.
use of transistors in logic is as a switch. Figure 7 shows an a The sellector has diede is effectively land

output voltage as a function of input base current. In this circuit, base current supplied to transistor Q_1 causes collector current to flow through the load resistor R_L . As the base current increases from zero to its full value, the output voltage drops from V_{CC} to nearly zero.

In switching circuits, base current is supplied in excess of the minimum required to bring the output to zero. This is called the *excess base current.* The excess base current does not cause a continued decrease in output voltage, because the collector–base diode in our diode-based model limits the turnon of the transistor. If the collector voltage is more positive than the base voltage, the collector–base diode is reverse biased. It conducts only leakage current. If the collector voltage is less than the base voltage, the collector–base diode is for-**Figure 6.** *npn* emitter follower transistor circuit. ward biased and conducts. If the forward voltage across the collector–base diode is large enough, some of the current being supplied to the base flows through the collector–base di-However, as V_{OUT} rises for a constant V_{IN} , the base-to-emitter of the emitter rather than through the base-emitter divoltage of Q_1 will decrease. As a result, the base-to-emitter of the the base reducing the

- $\frac{1}{20}$ of the collector current. This would yield a difference
- 2. The collector-base diode is effectively larger than the *npn* transistor in a switching circuit along with a plot of the base–emitter diode. It has a lower current density and therefore lower voltage for the same current.
	- 3. The base–emitter diode typically has a high series resistance, increasing its forward voltage as a result.

Transistor Temperature Sensitivity. Transistor voltages and currents vary with temperature. As in silicon diodes, the base–emitter and collector–base diode forward voltage drops decrease with increasing temperature at the rate of -2.3 mV/-C. Likewise, their reverse-voltage leakage currents are an exponential function of temperature, approximately doubling for each 10°C increase in temperature. The strong temperature dependence of the reverse leakage current is the primary factor that determines the maximum temperature of operation of diodes and transistors. When the reverse **Figure 7.** *npn* switching transistor circuit. leakage current of the collector–base diode approaches the

The forward current gain β of transistors is also temperalow temperatures, β is also low. The degradation of β temperatures is the primary limiting factor that determines

have finite turn-on and turnoff times. These times depend on the transistor design and the circuit that uses it. The transis- dc base current. The ratio of the design turn-on current to the tor turn-on time is inversely proportional to the base drive current. Figure 8 shows a timing diagram of transistor turnon and turnoff. In this diagram, a positive base current into transistor Q_1 causes current flow between the collector and facturing process. emitter of *Q*1. This current flow causes a voltage drop across resistor R_{L} , which causes the output voltage V_{OUT} to decrease **Turnoff Time.** To turn off Q_1 , you drive negative base cur-
from V_{CC} to the saturation voltage of Q_1 when Q_1 is fully on rent from

For a more complete discussion of transistor switching de-

turns on and the collector-to-base voltage decreases. The col-
lector capacitances, and the output rises to V_{CC} . The time requirector current includes both the dc component through R_L and to do this is called the the current to discharge the load capacitance C_{L} . The time

active base current, you have a transistor that will turn on **Forced .** The turn-on current must be larger than the dc by itself. base current required to support the dc output current. The dc output current in this example is the current through reture-sensitive. It increases with increasing temperature. At sistor *R*¹ when the output voltage is equal to the transistor saturation voltage of a few tenths of a volt. The required base current is this current divided by the current gain β of the the minimum operating temperature of bipolar transistor cir- transistor. The excess current drives the capacitances and cuits. controls the turn-on time. The excess current for a switchingtransistor circuit design is specified indirectly by specifying **Transistor ac Characteristics: Switching Times.** Transistors the total base current for the switch, the *design turn-on cur-*
ve finite turn-on and turnoff times. These times depend on rent. This current is generally much . A typical forced β value is 10. The forced β is used in design because the actual β is a widely varying function of temperature and the manu-

from V_{CC} to the saturation voltage of Q_1 when Q_1 is fully on rent from Q_1 . This is called the *turn-off current*. The turn-off Current For a more complete discussion of transistor switching decourrent remov lay times, see Mattson (17). transistor. In concept, it removes stored charge from the collector–base diode. The collector–base diode acquires charge **Turn-on Time.** To turn on Q_1 , you drive a positive base cur-
rem excess base current. The excess base current that sped
rent I_B into Q_1 . This is called the *turn-on current*. The base up the turn-on of the transi drive current must first charge the emitter-base diode capaci-
tance C_{EB} to the diode forward voltage for conduction before
current can flow through the emitter-base junction and cause
cullector current can flow throug delay time T_D in the timing diagram. The base current must
then be sufficient to drive the desired collector current and to
discharge has been removed, the turnoff current dis-
discharge the collector-hase canocita discharge the collector–base capacitance C_{CB} as the transistor charges the base–emitter and collector–base diode junction turns on and the collector-to-base voltage decreases. The collector-collector collector collecto

required to do this is the *rise time* T_R in the timing diagram. **Gold Doping to Reduce Turnoff Time.** The transistor satura-
tion time can be reduced by doping the base region of the transistor with gold. Gold doping reduces the minority carrier lifetime of the base region, reducing the natural turnoff time of the collector–base diode. However, reducing the minority carrier lifetime of the base region also reduces the β of the transistor. Therefore, gold doping reduces turnoff time at the expense of lower transistor β . Gold doping was used to decrease switching times in the original TTL circuits because TTL is less sensitive to β than other logic circuits such as DTL.

> **Schottky Transistor Turnoff Time.** Transistor switches can be improved by adding a Schottky diode between the collector and the base of the transistor. Figure 9 shows a diagram of such a transistor and its switching performance. The Schottky diode D_1 has a lower forward voltage than the collectorbase pn junction silicon diode. As a result, D_1 turns on before the collector–base diode. Because D_1 turns on first and supports the excess base current, the collector–base diode never turns on and builds up no stored charge. Since the Schottky diode has no significant stored charge, the stored charge switching time T_S is reduced to zero, as shown in the timing diagram. This is a significant improvement in switching transistor performance, as discussed by Streetman (19).

Note that because the Schottky diode has a lower voltage drop than the collector–base diode, the saturation voltage **Figure 8.** *npn* switching transistor timing diagram. $V_{\text{CE(SAT)}}$ of Schottky transistors is higher than that of conven-

gate. A logic 1 is defined as a signal voltage greater than 1.4 use a single 5 V supply and no negative supply, i.e., resistor V, and a logic 0 as a voltage less than 1.4 V. If both signals R_2 is connected to ground. T V, and a logic 0 as a voltage less than 1.4 V. If both signals are at a logic 1, the output is at logic 0; if either input is at ter–base diode, V_{BE} , of Q_1 across R_2 supplies the turnoff curlogic 0, the output is at logic 1. **rent.** While Q_1 is on, it has an emitter–base voltage of approx-

except for minor leakage current. Current flows from $+6$ V through R_1 , D_3 , and D_4 into the base of Q_1 . A smaller current flows out of the base through R_2 to -6 V, and the net current into the base of Q_1 is the difference of these currents. Current flow into the base of Q_1 causes current flow between its collector and emitter. This current will flow through R_3 , causing the output voltage to fall to nearly zero. In this case, Q_1 is said to be turned on.

DTL Operation: Output High

If either input *A* or *B* is lower than 1.4 V, current flows from $+6$ V through R_1 and D_1 or D_2 , whichever input is lowest in voltage. A smaller current also flows through D_3 , D_4 , and R_2 to -6 V, and the current through D_1 or D_2 will be the difference of these currents. The base–emitter junction of Q_1 is reverse biased, and no base current will flow into *Q*1. With no base current flowing into *Q*1, no collector current flows except for minor leakage, and the output rises to $+3$ V. In this case, *Q*¹ is said to be turned off.

DTL History

The DTL circuit example shown is a typical example of dis-**Figure 9.** Schottky *npn* switching transistor timing diagram. crete silicon transistor DTL gate designs. For example, it is similar to the SLT logic family designed and used by IBM in the mid to late 1960s in its System/360, 1130, and 1800 series tional transistors. It is typically 0.35 V, versus 0.2 V for a
conventional transistor. As a result, Schottky TTL circuits
have maximum output voltages of 0.5 V, versus 0.4 V for a
conventional output.
conventiona

Silicon integrated circuit DTL devices, such as the 930 **DTL NAND Gate Circuit** DTL series by Fairchild Semiconductor in the mid 1960s, use Figure 10 shows a circuit diagram of a two-input DTL NAND the same basic circuit design with some modifications: they gate. A logic 1 is defined as a signal voltage greater than 1.4 use a single 5 V supply and no negative imately 0.70 V. When the base current drive to Q_1 is removed **DTL Operation: Output Low** by shunting the current from R_1 to ground through D_1 or D_2 , V_{BE} remains at 0.70 V while Q_1 is still conducting. It remains When inputs A and B are both higher in voltage than 1.4 V,
dia approximately 0.70 V until the stored charge in the base
diodes D_1 and D_2 are reverse biased and conduct no current
of Q_1 has been removed and the C have been discharged. DTL silicon integrated circuits use a single 5 V supply for convenience, at the expense of higher power and degraded performance compared to the three power supply design shown.

DTL Circuit Design Characteristics

DTL circuit design centers around the transistor, as discussed in Walston and Miller (8). Two cases must be considered: when the inputs are high and the output is driven low, and when an input is low and the output is driven high. Transistor Q_1 drives the outputs low. Q_1 must drive three currents: the load current consisting of one or more DTL gates, the current in the output resistor R_3 , and the current to drive the load capacitance C_{L} from high to low. The load capacitance is the sum of the input capacitances of the gates being driven and the stray capacitance of the traces on the printed circuit board that connect the output to the gates being driven. The **Figure 10.** DTL circuit diagram. 30 pF shown is a typical value.

$$
I_{\text{IL}} = \frac{6 - 0.7}{R_1} - \frac{6 - 0.7}{R_2} = 1.259 - 0.221 = 1.038 \,\text{mA} \tag{1}
$$

If 10 gates are driven, the total gate current is 10.38 mA. The load resistor R_3 , requires 10 mA when the output is driven to 1. Basic logic gates from which any logic function can be 0 V, for a total load current of 20.38 mA. assembled

The base current to the transistor when both inputs are 2. Unit delay per gate, allowing simple calculation of logic high is given by delays

$$
I_{BL} = \frac{6 - 2 \times 0.7}{R_1} - \frac{6 + 0.7}{R_2} = 1.179 - 0.280 = 0.899 \,\text{mA} \quad (2)
$$

The forced β for the transistor is therefore given by

$$
\beta = 20.38/0.899 = 22.67\tag{3}
$$

The forced β is the minimum value of β for the transistor to ing to worry about loading meet the dc requirements for output drive. The actual β of meet the dc requirements for output drive. The actual β of But DTL also had the following weak points: the transistor must be significantly higher than this value for design margin and to provide excess base current for fast 1. High power dissipation due to the output pullup resissuitching.

When either input is low, the output is driven high. In this 3. Propagation delay affected by output capacitive loading case, the transistor is turned off, and the load resistor, R_3 , $$, $$. High transistor β required for high fanout supplies current to drive the gate inputs high and to charge supplies current to three the gate inputs inglu and to charge
up the load capacitance. The input diodes on the DTL gates
transistors transistors transistors transistors is little dc current to drive.

However, the load resistor must supply all the current to **TTL: AN IMPROVEMENT ON DTL** charge the load capacitance. The time to charge this capacitance is given by the *RC* time constant of the load resistor TTL was an improvement on DTL that solved some of the and the load capacitance. This time constant is 9.0 ns for the problems with DTL. Figure 11 shows a diagram of a two-in-

the *RC* time constant of the load resistor and output stray capacitance. If the transistor turns off in 14 ns and the **TTL Operation: Output Low** delay provided by the *RC* time constant of the load resistor and load capacitance is 9 ns, for a total of 23 ns, the *RC* If both *A* and *B* inputs are higher in voltage than 1.4 V, the time constant of the load resistor accounts for 39% of the gate output is low. If both *A* and *B* are high, the base–emitter

type of simple DTL circuit design. The load resistor is made base of Q_2 . This base current causes Q_2 to turn on until it as small as possible, consistent with other tradeoffs. In the saturates. Its saturated collector-to-emitter voltage is approxcircuit shown, a separate 3 V supply is used for the load resis- imately 0.1 V. When Q_2 is turned on, the current from R_2 in tor. The relatively low voltage of the supply allows a small addition to the base current into Q_2 flows into the base of Q_1 , load resistor for low *RC* time constant while minimizing the less the current in R_4 . This turns on Q_1 until it saturates with power dissipation in the load resistor when the output is an output voltage of approximately 0.1 V. driven low. **Note that turning on** Q_2 **removes the base current drive to**

off current to remove the stored charge in the base of the 0.7 V and its collector voltage is approximately 0.1 V. The transistor during turnoff. A separate -6 V supply provides base voltage of Q_3 is approximately 0.8 V: the 0.7 V at the for the turnoff current drive through R_2 . The high voltage of base of Q_1 plus the 0.1 V of saturated collector-to-emitter volt-

DTL Circuit: Output Low the turnoff supply makes the turnoff current nearly constant The circuit shown, when its input is driven to zero, requires during the turnoff interval when the base-to-emitter voltage a current I_{IL} given by

DTL Summary: Good Points and Problems

DTL logic gates provided the following benefits of a good logic family:

-
-
- 3. Unit loads for inputs, allowing simple calculation of out-*I* put loading
	- 4. High fan-in capability to reduce gate count
	- 5. Ability to combine AND and OR functions in a single gate
	- 6. High fanout, allowing simple logic design without hav-

-
- **DTL Circuit: Output High** 2. Multiple power supplies versus higher output power dissipation
	-
	-
	-

 300Ω load resistor and 30 pF stray capacitance shown. put TTL NAND gate. This circuit is for the 7400 NAND gate described in the TI *TTL Databook* (1). The circuit configura-**DTL Circuit: Speed Considerations** tion of TTL is similar to DTL but with some significant differ-The transistor in this DTL circuit turns on faster than it
turns off. This means that the propagation delay of the
gate is determined by the turnoff time of the transistor and
gate had a guaranteed propagation delay of 22

total delay. \Box diodes of Q_4 and Q_5 are reverse biased, and current from R_1 The load *RC* time constant is an important factor in this flows through the collector–base diodes of *Q*⁴ and *Q*⁵ into the

Since turnoff of the transistor is critical, R_2 provides turn- Q_3 . In the on state, the base voltage of Q_1 is approximately

Figure 11. TTL circuit diagram.

conduction path when *Q*² is on. The 0.7 V difference between turned off, and no current flows into the output. the voltage at the base of Q_3 and the output voltage is now distributed between the base–emitter diode of Q_3 and that of **Emitter Follower Output Drive**
Q₆. Assuming the voltages split evenly between the two de-
vices, the result is 0.35 V across each of the base–emitter Th vices, the result is 0.35 V across each of the base–emitter The combination of Q_2 and R_3 provide an emitter follower junctions of Q_3 and Q_4 . The resulting current is a factor of drive. This is also called a to junctions of Q_3 and Q_6 . The resulting current is a factor of $10^{-0.35/0.060}$, or approximately 10^{-6} , lower than the nominal current through these devices when they are conducting. follower state, the collector–base diode of *Q*³ is not forward

+5 V through R_1 and the base–emitter junction of Q_4 or Q_5 , approximately 0.7 V. Subtracting the 0.7 V drop of Q_6 from whichever input is lower in voltage. This causes Q_4 or Q_5 to 1.4 V, we have a base-to whichever input is lower in voltage. This causes Q_4 or Q_5 to 1.4 V, we have a base-to-emitter voltage of 0.7 V at Q_3 , and turn on. The collector voltage of Q_4 and Q_5 falls to approxi-current flows between t turn on. The collector voltage of Q_4 and Q_5 falls to approxi-
mately 0.1 V above the lower emitter voltage of Q_4 or Q_5 .
to-emitter voltage of Q_3 is 60 mV higher than 0.7 V, the curmately 0.1 V above the lower emitter voltage of Q_4 or Q_5 . to-emitter voltage of Q_3 is 60 mV higher than 0.7 V, the cur-
Since this is also the base voltage of Q_2 , it receives no drive rent in Q_2 increases b Since this is also the base voltage of Q_2 , it receives no drive rent in Q_3 increases by a factor of 10; if it is 60 mV less than and is turned off. Also, any leakage into the base of Q_2 , such 0.7 V, the current i and is turned off. Also, any leakage into the base of Q_2 , such 0.7 V, the current in Q_3 decreases by a factor of 10. As C_L as collector-to-base leakage current of Q_2 , flows through Q_4 or charges and the outp Q_5 , whichever one is turned on. With Q_2 turned off, there is in Q_3 drops rapidly toward zero. It stabilizes at a value equal no base current drive to Q_1 , and Q_1 is turned off. Resistor R_4 to the output c conducts any leakage current into the base of Q_1 to ground. through Q_1 .

When Q_2 is off, R_2 provides base current drive to Q_3 , and it conducts current. The current through Q_3 flows from +5 V conducts current. The current through Q_3 hows from ± 5 V **TTL Improvements over DTL** through R_3 , Q_3 , and Q_6 to the output and into C_L . Resistor R_3 limits the current available to charge C_L . When the voltage TTL provided solutions to the problems of DTL mentioned at on C_{L} is near zero, Q_3 turns on, connecting R_3 to C_{L} through the end of the preceding section. It replaced the load resistor the diode-connected transistor Q_6 . The current into C_L charges of DTL with an emitter follower transistor as an active it towards 5 V. When the output voltage is approximately pullup. This attacked problems 1, 2, and 3. When the output 1.4 V below $+5$, or 3.6 V, Q_3 turns off. Specifically, it transi- is high, the emitter follower provides a high current to charge tions from the saturated switching state to the linear emitter the external load capacitance but will automatically reduce follower state. the current when the capacitance is charged. When the out-

age of Q_2 . Without Q_6 , the base-to-emitter voltage of Q_3 would In the emitter follower state, Q_3 maintains the output voltbe approximately 0.7 V, sufficient for forward bias and base- age at a minimum 3.6 V or higher. If the output voltage is to-emitter current conduction. However, the addition of Q_6 ef- slightly less than 3.6 V, current flows in Q_3 until the output fectively eliminates any significant current from this possible rises to 3.6 V. If the output voltage is higher than 3.6 V, *Q*³ is

appears above Q_1 in TTL circuit schematics. In the emitter biased, and the current in Q_3 is determined by its emitter to **TTL Operation: Output High** base voltage. If the output voltage is more than 1.4 V below $+5$ V, the diode-connected transistor Q_6 conducts. It operates If either input A or B is lower than 1.4 V, current flows from i If either input *A* or *B* is lower than 1.4 V, current flows from in the same way as a silicon diode with a voltage drop of $+5$ V through R_1 and the base-emitter junction of Q_4 or Q_5 , approximately 0.7 V. Subtr charges and the output voltage rises above 3.6 V, the current to the output current, if any, plus any leakage current

has to be shunted to ground to turn off the emitter follower. TTL solved this problem by eliminating the diodes. All compooutput transistor for driving the output low, rather than be- diode is needed, a diode-connected transistor is used. ing unused as the current in the output resistor was in DTL. The emitter follower eliminates problem 1 by replacing the **TTL Manufacturing Technology: The Multiemitter Transistor**

ple, a fanout of 10 requires a minimum transistor β of 22.67.
This minimum β must be exceeded over all combinations of lates directly into economic benefit for the chip: smaller size
means both a larger number of in voltage and temperature for the circuit to provide this fanout.
That requirement may be difficult to meet at low voltages or
low temperatures. TTL significantly reduced it by using two
lower production cost per integrated transistors to drive the output. In the TTL circuit, Q_2 drives
 Q_1 to generate the output current. The output-transistor β
 OR and Open Collector Drive OR and Open Collector Drive requirement of the TTL circuit is met by the product of the β OR and Open Collector Drive of Q_2 and the β of Q_1 . A β effective β of 25 for the pair. This greatly reduces the requirement for high β and solves problem 4.

manufacturing requirements for best performance. This is the common output can be taken low by either gate. If either problem 5. Manufacturing technology has imposed technical gate is active, the common output will be low. This is called were first introduced in the 1960s. An integrated circuit man- either the first or the second gate is active. ufacturing process that creates transistors also creates resis- Wire-OR gates are used for *data buses* as well as simple tors as a by-product. Diodes, however, are different from tran- logic. Many devices share a data bus, and any of several desistors and require different manufacturing methods for them vices can drive it. The wire OR provides a simple connection to perform well. This requires a choice between additional mechanism to allow a selected device to drive the bus. manufacturing steps to combine optimum diodes and transis- DTL gates used in a wire-OR configuration do not use in-

put is low, only the current from the base drive resistor R_2 and/or transistors with less than optimum characteristics. Also, the current through R_2 now provides the drive to the nents are transistors or resistors, eliminating problem 5. If a

output power resistor. The space of the content center of the coupling in the space of DTL with transistors. The position in popular transistor in DTL is largely responsible for im-
The position in the TL circuit, Q_3 a

The same function, but in a significantly smaller area, since
DTL gate design requires a high β in the output transistor.
This requirement is problem 4. As shown in the DTL exam-
ple, a fanout of 10 requires a minimum

DTL, both the discrete and integrated circuit versions, provides two additional circuit functions in addition to simple NAND gates. These are the wire-OR and AND–OR gates. Diodes and transistors in integrated circuits have different When the outputs of two DTL gates are connected together, and economic limitation on integrated circuits ever since they the wire-OR configuration because the output will be low if

tors on the same integrated circuit, and manufacturing diodes ternal output resistors, but use a single external output resis-

Figure 12. Multiemitter planar silicon transistor structure.

Figure 13. DTL and TTL AND–OR–invert gate circuits.

output transistor is open, that is, has no resistor connected to or transistors and resistors as required. it. Open-collector TTL devices are also available for wire-OR service. These devices are equivalent to a standard TTL gate **THE TTL LOGIC INTERFACE STANDARD** with the emitter follower output driver disconnected. A TTL wire-OR system configuration is equivalent to the DTL ver-
sion in that a single output resistor provides the current drive
face standard, and the interface specifications for the first
for the low-to-high transition of th

functions in the same gate. This capability is used in many points. designs to reduce the gate count and propagation delay required to implement a logic function. Figure 13 shows equiva- **TTL Threshold Voltage**

Eq. Encourse, if the base of Q_1 through diodes D_7 and D_8 . In
the TTL circuit, if inputs A and B are both high, resistor R_1
supplies current to the base of Q_2 , turning it on and connect-
ing resistor R_2 t supplies current to the base of *^Q*1, turning it on. Each circuit **Transition Region and Noise Margin** provides an AND–OR–invert (AOI) function. If either *^A* and *B* are both high or *C* and *D* are both high, the output will be The input voltages guaranteed to be acceptable as a TTL low

tor to which all wire-ORed gates are tied. These gates are and a two-way OR function. The number of AND inputs and called *open-collector output gates* because the collector of the the number of OR inputs can be expanded by adding diodes

Additional Logic Functions in TTL: AND–OR Gates by Wakerly (7) and **Buchanan (2). Figure 14 shows a plot of TTL gate output volt-**Both DTL and TTL have the ability to perform AND and OR age versus input voltage with the corresponding specification

lent AND-OR-invert functions implemented in TTL and
DTL. Wakerly discusses this in Ref. 7.
In the DTL case, if A and B are both high, resistor R_2 sup-
plies drive current to the base of Q_1 through diodes D_3 and
V at $+125^{\circ}$ C and rising to 1.7 V at -55° C, as described in

low. The circuits shown are for two two-input AND functions and TTL high are 0.8 V and 2.0 V, respectively. These volt-

Table 2. Specifications for TTL Interfaces

Parameter	Symbol	Value	Comments
Input threshold voltage ^a	$V_{\scriptscriptstyle\rm T}$	1.4 V	Typical (not spec- ified)
Input voltage for TTL low ^b	$V_{\scriptscriptstyle{\rm IL}}$	$+0.8$ V	Maximum
Input voltage for TTL high ^b	$V_{\scriptscriptstyle\rm IH}$	$+2.0$ V	Minimum
Forbidden region ^b		V_{II} to V_{III}	$+0.8$ V to $+2.0$ V
Transition time ^{a}		50 ns	Maximum, $V_{\text{IL}} \leftrightarrow$ $V_{\rm \textsc{ii}}$
Input current at TTL low	$I_{\rm IL}$	1.6 mA	Maximum at 0 V in
Input current at TTL high	$I_{\scriptscriptstyle\rm IH}$	$-40 \mu A$	Maximum at 2.4 V
Output voltage for TTL low ^b	$V_{\rm OL}$	0.4V	Maximum at 16 mA
Output voltage for TTL high ^b	$V_{\alpha\textsc{h}}$	2.4 V	Minimum at $-400 \mu A$
Output short-circuit current	I_{OS}	55 mA	Maximum at 0 V out

^a Not specified. The values shown are typical values expected by users and vendors.

^b Values show define TTL compabitility.

ages and the threshold voltage. This margin absorbs varia-
tions of the threshold voltage with temperature. The region
tured in silicon by using alternating *n* and *p* layers to form

to small changes in their input voltage near the threshold voltage. If the input signal spends a long time near the input threshold voltage, the TTL gate can become a high-frequency
noise amplifier and/or oscillator and draw excessive power
here β effect, where current flux through the collector-
here β effects, where current through t

while doing so.
The guaranteed TTL output voltages for a TTL high and
The input transistors Q_4 and Q_5 used in the 7400 series
TTL low are 2.4 V and 0.4 V, respectively. These voltages are
 $\frac{1}{2}$ also had low brea

0.4 V further from threshold than the input levels, providing a 0.4 V guaranteed noise margin between TTL inputs and outputs. Actual TTL output voltages are typically 0.2 V for a TTL low and 3.5 V for a TTL high, providing an actual noise margin of 0.6 V for TTL low signals and 1.5 V for TTL high signals. Buchanan discusses TTL dc and ac noise margins in Ref. 2.

Note that the actual noise margin is asymmetrical, with more than twice as much margin for TTL high signals as low. This leads to the common practice in TTL system designs of selecting the TTL high level as the inactive signal level and TTL low as the active level. The result is that system noise problems are most likely to occur when you are looking at the signals, that is, when the logic is active and doing something. This makes it easier to find and fix noise problems.

Input Leakage and Inverse

Each TTL gate draws current through its inputs in operation. If the A input in the TTL circuit diagram is at a TTL low, current from resistor R_1 flows out of the circuit through the transistor Q_4 to ground rather than into the base of Q_2 . The TTL low input current is specified at 1.6 mA maximum. If the *A* input is high, base emitter leakage current for transistor Q_4 flows into the circuit. This current is specified as 40 μ A maximum.

The input leakage current for a TTL high has an interest-
ages provide a symmetrical 0.6 V margin between these volt-
ages and the threshold voltage. This margin absorbs varia-
citer O in Fig. 11. Ap upp transistor such a tions of the threshold voltage with temperature. The region
between these voltages is the transition region, because the
input signal passes through this region only during a transi-
input signal passes through this regio erally results in a poor transistor, with a β of much less than . However, the reverse β is not zero. The relatively high input leakage current of 40 μ A allows for noise amplifier and/or oscillator and draw excessive power base diode of Q_4 causes a reverse β leakage current through while doing so.

> also had low breakdown voltages, due in part to the reverse β effect. Input leakage is nominal if driven by a 7400-series gate to its nominal TTL high level of 3.5 V. Connecting an input directly to the $+5$ V power supply can cause excess leakage in some cases, and even burn out the input transistor for the gate. A common practice is to connect unused inputs through a resistor to $+5$ V. The resistor limits the current flow into the gate and prevents high leakage currents and possible input destruction. Later TTL families solved this problem and eliminated the consequent current limitation. However, this practice that the 7400 family initiated is still used in most TTL designs.

Output Specifications and Fanout

The TTL output specifications are designed for a minimum fanout of 10 gates. The output low voltage is specified at a **Figure 14.** TTL input and output signal voltage relationships. current of 16 mA, equivalent to the input low current for 10 gates. Likewise, the output high voltage is specified at a cur- loading effects when the two are connected. Buchanan dis-10 gates. tion in Ref. 2.

The dc fan out is defined as the ratio of the output drive cur-
rent to the input current. This is a minimum of 10 by convention. It can be much larger for devices with high output drive
in. It can be much larger for devi and low input current. For example, CMOS TTL has a dc fan-
out in the thousands. In practice, however, designers limit the base of Q_6 , and Q_6 driving the output. This is called a
fanout to 10 or less to prevent the mended fanout limit for speed considerations is called the ac the circuit to the β 's of these transistors, as shown in the cir-
fan out. The ac fanout is a system design guideline, and is cuit for the 74H00 in the *TTL* defined as the ratio of the maximum recommended capacitance to be driven by a gate to the input capacitance of a gate. **TTL Circuit Improvements: Tristate Drivers** The input capacitance is given by the part specifications, but the maximum output capacitance is a system design decision National Semiconductor introduced the tristate driver in the to prevent speed degradation by high-capacitance loads. A 50 early 1970s to improve the ability of TTL to prevent speed degradation by high-capacitance loads. A 50 early 1970s to improve the ability of TTL devices to drive
pF maximum output capacitance and 5 pF input capacitance buses. Until this time buses were driven by o pF maximum output capacitance and 5 pF input capacitance buses. Until this time, buses were driven by open-collector
results in an actanout of 10. Buchanan discusses this in more drivers with a single pullup resistor for t results in an ac fanout of 10. Buchanan discusses this in more drivers with a single pullup resistor for the bus. Buses imple-
mented in this manner had the same problems as DTL logic:

The output short-circuit current, I_{OS} , is valuable for its exis-
tence more than for its actual value. The short-circuit current
is defined as the maximum current hat flows through the logic by using an emitter followe

specifications of the first TTL devices, the 7400 family. Addi- The result is that no current other than leakage will flow to tional TTL families have been introduced for higher speed or from a disabled output, whether the output is driven high, and/or lower power. Each family maintains TTL compatibility low, or in between. A tristate gate in this third condition is by using the same voltage levels for the TTL input and output called *disabled.* In a bus configuration, only one gate should signals, but each family might have gate input currents and be driving the bus at any time. Tristate drivers meet this conoutput drive currents that differ from their 7400 equivalents. dition by having all gates driving the bus be disabled except However, the output drive currents are matched to the input the selected bus driver. Tristate drivers brought the advancurrents to maintain a fanout of 10 or more within the family. tages of TTL outputs to buses: higher-speed active drive for For example, the low-power 74L family has input currents low-to-high transitions, and elimination of the high dc power and output drive currents that are one-fifth of their 7400 dissipation in an external pullup resistor. Wakerly (7) deequivalents. scribes tristate drivers in more detail.

All true TTL families are, by definition, TTL-compatible. However, mixing families requires some care. In mixing 7400 **TTL Technology Improvements: Schottky TTL Families** and 74L00 gates, each 7400 gate appears as five gate loads to a 74L00 device. This limits the 74L00-to-7400 fanout to 2 for The original TTL design has been the object of many improvethe 74L00 devices. Likewise, each 74L00 load appears as one- ments in manufacturing technology and circuit design. One of fifth of a load to a 7400 device, resulting in an effective 7400- the first and most effective improvements was the introducto-74L00 fanout of 50. The input and output current specifi- tion of Schottky diodes and transistors, as Wakerly describes cations for each family must be examined to determine the in Ref. 7.

rent of 400 μ A also equivalent to the input high current for cusses TTL family specifications and inter family communica-

Dc and ac Fanout TTL Circuit Improvements: Darlington Output Drive

mented in this manner had the same problems as DTL logic: long risetime of low-to-high signals if the resistor current was **Short-Circuit Current** Short-Circuit Current small, or high power dissipation if the resistor current was

of TTL gates are connected together. Tristate drivers have three output states, as their name implies: high, low, and **TTL LOGIC FAMILY VARIATIONS AND IMPROVEMENTS** high-impedance. In the high-impedance state, both the output pulldown transistor Q_1 and the emitter follower transistor Q_5 The TTL logic interface standard developed from the interface are turned off by having their base drive current removed.

lay, and they do not suffer the resulting transistor β reduc-

dence, the manufacture of Schottky diodes and transistors re- saving. quires no special processing steps beyond those used in con- Another advantage of CMOS logic is that its gates draw clamp diodes were implemented in the silicon as an extension capacitance and a 5 pF input capacitance. of the metal contact to the collector. An additional advantage of CMOS logic is low sensitivity

eliminated the gold doping step. As a result, better product gamma rays and alpha particles gradually degrades bipolar

Schottky diode led to a hybrid of DTL and TTL, as implemented in the 74LS family. The 74LS family used Schottky less sensitive to these effects. Ordinary well-designed CMOS diodes for the input AND function, replacing *Q*³ and *Q*⁴ in the logic can withstand ten times the accumulated radiation dose original TTL circuit. However, it retained the remainder of of bipolar logic, and CMOS logic specially designed for radiathe circuit, from *Q*² onward. The easily manufacturable Schot- tion resistance is almost immune to it. Also, improvements to tky diodes overcame the diode manufacturing problem of CMOS in the form of reduced size and gate oxide thickness DTL. Their small size allowed them to compete successfully further decrease its radiation sensitivity. As a result, CMOS with transistors for the input AND gate in these designs. And logic with its low power and low sensitivity to radiation make by combining these diodes with a conventional TTL drive cir- it ideal for space applications such as satellites. cuit, all the other advantages of the TTL circuit design were retained. **PERFORMANCE OF TTL FAMILIES**

Substrate: *p*–

Schottky transistors do not have the saturation turnoff de- *Performance CMOS Data Book* (5). Logic based on CMOS techlay of conventional transistors. Schottky-transistor-based nology has some very valuable features. CMOS logic uses TTL designs are therefore faster than their conventional power only when it is switching, i.e., when the inputs and counterparts. Since Schottky transistors do not have satura- outputs are changing state from high to low or low to high. tion delay, they do not require gold doping to reduce this de- During the time it is not switching, it requires almost no power. For example, a 7400 device uses 4 mA when all outtion. Schottky transistors benefit in both speed and current puts are high and 12 mA when all outputs are low. An equivagain relative to the transistors used in the 7400 family. Schot- lent 74FCT00 typically requires less than 100 μ A for either tky technology was introduced in the 74S and 74LS TTL fami- case, 40 to 120 times less than the 7400. The result is logic lies in the 1970s. Schottky TTL families quickly became the that draws power only when you use it. This does not mean primary TTL logic standards, replacing the older 74, 74H, and that CMOS logic draws no significant power. In typical high-74L parts based on gold-doped technology. speed systems with lots of logic activity, the power drawn by The performance advantages of Schottky TTL were CMOS logic may be 10% of the power drawn by an equivalent matched by manufacturing advantages. By a lucky coinci- part using bipolar technology, but that is still a significant

ventional silicon integrated circuit manufacture. A Schottky almost no input current, only leakage currents of a few nadiode is made by depositing a metal such as aluminum onto noamperes. Coupled with a high-current output drive capabila lightly doped region of silicon. The same aluminum metal ity (48 mA to 64 mA for 74FCT logic), this results in a large used for interconnecting the transistors on a chip was used to dc fanout of over 1000. However, the ac fanout is still typiform the Schottky diodes. Figure 15 shows how the Schottky cally limited to 10 for a 50 pF design maximum for the output

These diodes performed well, required little space, and to radiation, such as encountered in space. Radiation such as yields were obtained. transistors by disrupting the crystal lattice they use for tran-The small size, high speed and ease of manufacture of the sistor operation. This shows up as a degradation of transistor β and an increase in leakage currents. CMOS logic is much

TTL Technology Improvements: CMOS TTL THE STATE THE PERSON TO THE PERSON THE PERSON OF THE PERSON THE PERSON THE PERSON THE PERSON THE PERSON THE PERSON OF THE PERSON OF THE PERSON THE PERSON THE PERSON OF THE PERSON OF In 1985, the 74FCT family based on CMOS technology began technology, its circuit design (including its speed–power another major improvement in TTL logic. The 74FCT family tradeoff point), its operating temperature, and its packaging. was 35% faster than previous families and used very little The design goal for a TTL family is a desired speed and power, as described in the Integrated Device Technology *High* power, somewhere between the maximum speed for a reasonable power and a reasonable speed for the minimum power.

Bipolar Technology and Speed–Power Product

The transistor technology and to some extent the circuit design establish the speed-versus-power potential of the family, called the speed–power tradeoff. The speed–power tradeoff for bipolar transistor technologies is captured in the speed– power product, described by Wakerly (7). This is the gate delay in nanoseconds times the power required per gate in milliwatts. The result is measured in picojoules. The best technology is the one with the lowest speed–power product, which will give the lowest delay for a given power or the lowest power for a given delay.

The speed–power product indicates that speed and power are inversely related. However, the relation is nonlinear. Increasing the power per gate increases speed only up to a point **Figure 15.** Schottky planar silicon transistor structure. of diminishing returns. Further increases in power buy progressively smaller increments in speed up to some maximum as the temperature decreases, while the low-to-high delay indefined by the underlying transistor technology. As a result, creases as the temperature increases. For example, the highthe speed–power product is not constant. It increases at high power levels as you approach the speed limit of the technology. 25°

Exposar transistors are current ampliners. They require cur-

ture, (2) the β of bipolar transistors increasing

term flow into the base to cause collector current flow, so they

gain-bandwidth product of the transistors

same integrated circuit, at the expense of some extra process to 4.1 V, a decrease of 5%. This decrease in voltage is somesteps. Circuits that use both bipolar and CMOS devices are what offset by the decrease in resistance of the silicon resiscalled BiCMOS circuits. These circuits combine the advan- tors R_1 and R_2 with decreasing temperature.
tages of both types of transistors, as discussed by Rabaey (10). When the temperature increases, the low-Bipolar transistors are good analog amplifiers and allow rela- tion delay increases with increasing temperature. The intively precise control of signals, but they require base drive creased delay has two sources: increase in resistance of the current and are somewhat slow to turn on and off because silicon resistors and increase in storage they are minority carrier devices. CMOS transistors require no standby current, and they turn on and off quickly because no standby current, and they turn on and off quickly because age time of Q_1 . These two effects are related. A higher β they are majority carrier devices; however, they are relatively means that the transistor is more sensitive to stored charge.
poor analog amplifiers because of their low voltage gain per Higher temperature means a higher r stage. BiCMOS designs try to combine the best features of internal base resistance of *Q*¹ and of *R*⁴ that removes the both types: the precision signal control of bipolar devices for stored charge. The result is a longer storage delay at high noise control with the high speed and low power of CMOS temperatures.
devices. BiCMOS TTL families have had some success in this Temperature devices. BiCMOS TTL families have had some success in this Temperature changes modify the low-to-high and high-to-
low delays differently in bipolar TTL. The resulting delay in-
low delays differently in bipolar TTL. The r

BiCMOS has some potential technical advantages but creases with both increasing and decreasing temperature. As
some manufacturing disadvantages. It competes directly with a compromise. TTL families are designed to have the some manufacturing disadvantages. It competes directly with a compromise, TTL families are designed to have their mini-
pure CMOS technology. A new BiCMOS TTL family can offer mum propagation delay for both delays at room speed and noise advantages over prior families; however, this often leads to an equivalent family based on pure CMOS ature. available later, at a lower price and in higher volume.

TTL propagation delay varies with temperature according to are different. Propagation delays in CMOS devices increase its implementation technology. Propagation delay is sepa- uniformly with temperature. This is because the current drive rated into two categories: that due to a low-to-high transition of CMOS transistors decreases with increasing temperature. of the output, and that due to a high-to-low transition of the The delay of TTL devices in a representative CMOS process cations when estimating the performance of their designs.

families such as 74, 74H, 74L, 74S, and 74LS, the propaga-

to-low delay of the 7400 increases from 7 ns at 25° C to 10 ns at -55° C, and the low-to-high delay increases from 10 ns at C to 15 ns at 125° C, as documented in Ref. 1. Changes in propagation delay with temperature for bipolar (and **CMOS TTL Speed and Power** BiCMOS) TTL are governed by four effects: (1) the base-to-Bipolar transistors are current amplifiers. They require cur-
rent forward voltage decreases with increasing tempera-
rent flow into the base to cause collector current flow, so they
 (2) the β of bipolar transistors

is low and current can flow. If no voltage is applied, then the
resistance is high and very little current will flow. As a result,
TTL families using CMOS technology have no significant qui-
 $\frac{d}{dr}$ direct effect: lower TTL families using CMOS technology have no significant qui-
escent current. This means that there is no inherent speed—
power tradeoff in CMOS TTL families.
In practice, the operating current of CMOS TTL devices is
not ze age of 0.7 V at 25° C becomes 0.9 V at -55° C. The increase in not zero. It is a combination of frequency, leakage and other
currents due to second-order effects. However, these currents
are of 0.7 V at 25°C becomes 0.9 V at -55 °C. The increase in
are not a primary factor in CMOS T **BICMOS TTL: Bipolar–CMOS Hybrid** Q_2 . The voltage across R_1 will decrease by 0.6 V, from 5 – $(3 \times 0.7) = 2.9$ V to $5 - (3 \times 0.9) = 2.3$ V, a decrease of 30%. Bipolar and CMOS transistors can be manufactured on the Also, the voltage across R_2 will decrease by 0.2 V from 4.3 V

> When the temperature increases, the low-to-high propagasilicon resistors and increase in storage delay in the output transistor Q_1 . High temperature increases the β and the stor-Higher temperature means a higher resistance value for the

ea, notably the TI 74ABT family.
BiCMOS has some potential technical advantages but creases with both increasing and decreasing temperature. As mum propagation delay for both delays at room temperature, 25° C, with increasing delay with deviations from this temper-

CMOS TTL Thermal Performance. CMOS TTL devices have **TTL Thermal Performance** different temperature effects because the CMOS transistors output. TTL logic designers use the worse of the two specifi- may increase by 30% as the temperature increases from 25° C to 125°C. The propagation delay also decreases with decreasing temperature due to increasing drive current. This is a **Bipolar TTL Thermal Performance.** In bipolar technology mixed blessing. Decreasing propagation delay also means detion delay for a high-to-low transition of the output increases ringing of the circuit traces connected to the outputs. CMOS

device system noise problems generally occur at low tempera- **HIGH-PERFORMANCE TTL** tures.

Decreasing the power supply voltage increases the propaga- are worth more than lower speed systems, so higher-speed
tion delay for TTL devices. Lower power supply voltage TTL is worth more than lower-speed TTL This provide tion delay for TTL devices. Lower power supply voltage TTL is worth more than lower-speed TTL. This provides eco-
means lower internal drive currents to the transistors and pomic incentive to maximize the TTL speed. Buchan corresponding lower drive currents to the external load capac- scribes high-performance TTL system design in Ref. 2. itance to drive it high or low. This effect is typically small. For example, a 5% change in voltage may cause a 5% change **Clock Speed versus Propagation Delay** in propagation delay. Large effects are effectively prevented. TTL families have a required power supply voltage tolerance The performance of a digital system is determined by its clock

The power required by a TTL gate increases with frequency. clock period are difficult to design, and systems with more
The increased power is required to charge and discharge in-
delays per clock are easier to design but m The increased power is required to charge and discharge in-
ternal and external capacitance. The current required is the sole performance potential. For example a system using product of the capacitance, the charge and discharge voltage, 7400-series TTL with a maximum propagation delay of 22 ns
and the frequency. In practice, almost all of the increase in per gate should have a clock period of 2 and the frequency. In practice, almost all of the increase in per gate should have a clock period of 220 ns or longer, with current with frequency is due to charging and discharging the a corresponding clock frequency of external capacitive load, even for small capacitive loads. This current is given by **Elements of Propagation Delay**

$$
I_{\text{CC}(AC)} = QF = V_{\text{OH}} C_{\text{L}} F \tag{4}
$$

- -

peak transient currents are much higher, perhaps as much as put has not yet changed state from a TTL low to a TTL high
10 times as much. For example, a TTL gate operating at 10 or vice versa. When the input crosses the 1.5 10 times as much. For example, a TTL gate operating at 10 or vice versa. When the input crosses the 1.5 V threshold,
MHz frequency may charge its output capacitance to V_{ou} in the internal circuitry of the gate can b MHz frequency may charge its output capacitance to V_{OH} in the internal circuitry of the gate can begin to generate the 10 ns. and it will do this every 100 ns. This means that the corresponding output transition. It ta 10 ns, and it will do this every 100 ns. This means that the

rent demands from the power supply. The power supply for or fall transition delay, T_{TR} or T_{TF} . the TTL device must have a low impedance so that the voltage does not drop during the peak current demand. A com- **Propagation Delay Limits** mon and necessary practice in TTL logic design is to provide large decoupling capacitors for each of the TTL devices to sup- To decrease the propagation delay of the gate, we must deply this transient current. These capacitors supply the peak crease the various elements of the propagation delay. There currents, preventing transient voltage loss and increase in are limits to how much we can do so. The most direct way to propagation delay due to the reduced voltage. These capaci- decrease the delay to decrease the internal delay T_{INT} . This tors also reduce electrical noise on the board and power sup- delay is determined primarily by the TTL transistor technolply lines by keeping the peak current surges local to the TTL ogy and somewhat by the TTL circuit design. It has decreased device. Johnson and Graham discuss decoupling design in from approximately 8 ns for 7400 devices to 2 ns or less for Ref. 20, as does Buchanan in Ref. 2. current TTL technologies.

High-performance digital systems, such as computer systems, **Propagation Delay versus Power Supply Voltage** require high-performance TTL. The speed of the TTL logic
Can determine the speed of the system. Higher-speed systems
Decreasing the power supply voltage increases the propaga nomic incentive to maximize the TTL speed. Buchanan de-

of $\pm 10\%$ for the specifications to be guaranteed, and most speed in megahertz. The clock speed is defined as the reciprofamilies require $\pm 5\%$ tolerance. If your power supply voltage cal of the clock period: the shorter the clock period, the higher is outside these tolerances, none of your specifications are the clock frequency. The clock period is limited to a minimum guaranteed to be valid. value by the propagation delay of the gates that make up a system. A rule of thumb is that the clock period should be ten **Power versus Frequency**

gate delays or longer. This allows up to 10 gate delays be-

tween one clock and the next. Systems with fewer delays per

The power required by a TTL gate increases with frequency.

clock period a ternal and external capacitance. The current required is the able performance potential. For example, a system using
product of the capacitance, the charge and discharge voltage. 7400-series TTL with a maximum propagation a corresponding clock frequency of 4.5 MHz or less.

 $I_{C(AC)} = QF = V_{OH}C_{L}F$ (4) The speed of a TTL gate is determined by its propagation delay, which is measured as shown in Fig. 16 for a NAND gate. Propagation delay is measured from the time the input where where crosses 1.5 V until the time the output crosses 1.5 V. This is T_{DHL} for a high-to-low transition of the output and $T_{D LH}$ for a $I_{\text{CC(AC)}}$ = power supply current as a function of frequency low-to-high transition. The worst-case propagation delay of the sate is the larger of these two numbers. (mA) the gate is the larger of these two numbers.
 $V_{\text{OH}} = \text{TTL}$ output voltage for a TTL high (V) The propagation delay has several related

 V_{OH} = TTL output voltage for a TTL high (V) The propagation delay has several related elements. When C_{L} = load capacitance (pF) the input signal starts changing, there is a transition delay C_{L} = load capacitance (pF) the input signal starts changing, there is a transition delay the input signal starts changing, there is a transition delay the input signal starts changing, there is a transition delay before the input signal crosses the 1.5 V threshold. This is T_{TR} for rising signals and T_{TF} for falling signals. Nothing hap-This equation gives the average current due to frequency. The pens in the gate during this transition delay, because the in-
neak transient currents are much higher perhans as much as put has not yet changed state from a T peak current is 10 times the average current. which is the internal delay T_{INT} . After the internal delay, the output begins its transition. The output transition takes some **Power Supply Decoupling Capacitors**
Power Supply Decoupling Capacitors signals and T_{TF} for falling signals. The propagation delay of
High peak currents in the TTL device mean high peak cur-
the gate is the sum the gate is the sum of the internal delay and the output rise

transition time is defined as the time for a signal to change gate. from a low to a high or a high to a low. More precisely, it is measured as the time between the 10% and 90% points of
the transition. Output transition times must be limited to a
minimum value as determined by noise conditions. Short rise. Transition delays can be avoided. For example minimum value as determined by noise conditions. Short rise Transition delays can be avoided. For example, a wire has no
and fall times cause high levels of electrical poise in printed transition delay because its output f and fall times cause high levels of electrical noise in printed transition delay because its output follows its input. When its circuit begins to change, it does circuit begins to change. It does circuit board traces due to reflection and ringing of the sig-
negligible of the signals if it is not wait until the input reaches a threshold voltage before it
nots of the signals if it is not wait until the input reaches nals. This electrical noise causes errors in the signals if it is not wait until the input reaches a threshold voltage before it
large enough TTL gates with output transition times of less changes its output. However, the large enough. TTL gates with output transition times of less changes its output. However, the cost of eliminating this de-
than 3 ns generate too much poise to be useble in most de lay is the corresponding elimination of a than 3 ns generate too much noise to be usable in most de- $\frac{1}{2}$ ay is the corresponding elimination of automatic noise rejec-
signs $\frac{1}{2}$ as transition time means a delay of approximately tion. Two TTL-compatible signs. A 3 ns transition time means a delay of approximately tion. Two TTL-compatible device 1.5 ns for T or T . This limits the proposation delay of the switch and the ultrafast buffer. 1.5 ns for T_{TR} or T_{TF} . This limits the propagation delay of the gate to a minimum of 1.5 ns even if the internal delay is zero. Since the internal delay cannot be zero, typical delays for fast **Bus Switch.** The bus switch is a low-resistance (5 Ω typical)

noise at its input does not propagate to its output. It also Ultrafast Buffer. Another device that avoids transition de-
causes transition delay because the output cannot begin to
change until the input has crossed the thr

change until the input has crossed the transition region. This delay of fastest comparable buffer is 3.8 ns. means that the input signal must fully cross the transition region before the gate output changes. Gates with the charac- **High-Speed Signals and Noise-Limited Design** teristic that the input must go past threshold in both directions before the output changes have *input hysteresis.* This is Electrical noise can limit the speed of TTL designs, as disspecified by the *hysteresis value,* defined as the positive-going cussed by Johnson and Graham (20) and Buchanan (2). Highthreshold value minus the negative-going threshold value. In- speed systems are synchronous systems, with few exceptions. put hysteresis improves noise rejection because the noise A *synchronous system* is a clock-driven system. The speed of must go beyond the threshold voltage before the output can the system is determined by the speed of the clock. The clock change. Many gates incorporate some hysterisis for improved drives flip-flops. In such a system, new data are clocked into noise rejection. It also eliminates noise amplification and os- flip-flops, logic gates combine the outputs of the flip-flops to cillation in the case where the gate input voltage drifts slowly determine their next values, and the new values are clocked into the transition region near the gate threshold voltage, as into the flip-flops. The logic gates must generate the next val-

Reducing the transition delays is not simple. The output larger than the hysterisis value to propagate through the

gates are in the 2.5 ns to 4 ns range. switch that can connect the output of one gate to the input of another. It was introduced in 1991 by Quality Semiconductor **Origin of Transition Delays** as the QuickSwitch, and is discussed in its data book (6).
Since its output follows its input, it is like a wire: it has no Since its output follows its input, it is like a wire: it has no
posed to affect logic gates. The conventional specification is
that the output of a gate should not change state until the
input has crossed the threshold vo

Input Hysteresis. Another description of how logic signals it has a gain of unity, its output follows its input. This allows are supposed to affect logic gates is that the output must not it to have a propagation delay of it to have a propagation delay of less than 1.5 ns, whereas the

discussed in Wakerly (7). In this case, the noise must be ues from the current values before the next clock. The re-

sulting signal must be valid and unchanging before it can be clocked into a flip-flop.

Trace Ringing and Reflection. When a gate drives a printed circuit board trace, it can generate noise. Figure 17 shows a diagram of one gate driving another through a printed circuit board trace. The trace has inductance and capacitance, and the gate input has capacitance. This forms a resonant circuit. Note that the trace inductance and capacitance are distributed, while the gate input capacitance is not. The circuit shown is representative for short trace lengths. Very long traces look more like transmission lines, and the ringing effects become reflection effects. However, the nature and effect of the noise and the methods of reducing it are similar.

When the output of the driving gate at *A* transitions, the signal at the receiving gate input *B* consists of a damped sine wave imposed on the signal of the driving gate. The damped sine wave causes the signal at *B* to go below 0 V, then above 0 V. The portion below zero is called the undershoot, and the portion above is called the overshoot. If the overshoot is large enough, it violates the TTL logic low level in this case. However, if you wait long enough, the sine wave noise will decay
to a safe level. The time you must wait is the ringing interval.
Ringing represents an additional propagation delay.
Ringing represents an additional propagatio

The ringing interval is a function of the gate output transition time, the resonant circuit, and the gate output resistance. tance. There is a set of techniques for improving printed cir-The output resistance determines the damping factor, or de- cuit board layouts to reduce noise, as discussed by Buchanan cay rate, of the resonant circuits. Increasing the output tran- (2). The first of these is to reduce the trace length as much as sition time decreases the undershoot and overshot amplitude. possible. Others include running sition time decreases the undershoot and overshot amplitude. possible. Others include running the traces over a ground
This decreases the ringing time, because it decreases the plane and making them wider to reduce their i This decreases the ringing time, because it decreases the plane and making them wider to reduce their inductance. A number of ringing cycles to achieve a safe signal level. How-
related technique is to use the smallest pac number of ringing cycles to achieve a safe signal level. How-
ever, increasing the transition time also increases the transi-
the components. This minimizes the inductance of the leads tion delay. The result is a compromise, with output transition in the package and allows the packages to be placed close

reduces the amplitude of the noise for a given transition time. connect the components. It also reduces the ringing time, because the period of the A third method of reducing the ringing interval is to in-

ringing. transition time of *Q*1. This pulse is the ground bounce pulse.

the components. This minimizes the inductance of the leads times of 2 ns to 4 ns being typical.
Increasing the resonant frequency of the resonant circuit to these improvements: the traces have to be long enough to to these improvements: the traces have to be long enough to

resonant frequency is less. Changing the resonant circuit to crease the damping factor of the resonant circuit by adding increase its frequency means changing the layout of the series resistance. A common technique from the earliest days printed circuit board to reduce trace inductance and capaci- of TTL design is to add a 25 0 to 33 0 resi of TTL design is to add a 25 Ω to 33 Ω resistor in series with the driving gate, as shown in Fig. 18. The added resistor reduces undershoot and overshoot, and it reduces the ringing time by reducing the time to safe signal levels. This damping resistor was designed into some TTL integrated circuits, notably the AM2965 and AM2966 by Advanced Micro Devices (AMD). More recently, a full CMOS TTL family, the 74FCT2000 series, was introduced by Quality Semiconductor with damping resistors on all outputs.

Ground Bounce Noise. Ground bounce is a noise source related to ringing. Figure 19 shows a diagram of a circuit with ground bounce. A ringing voltage is injected from one circuit into another in the same package due to inductance in their common ground wire. This is discussed by Johnson and Graham (20) and Buchanan (2) and as an application note in the Quality Semiconductor data book (6). In this circuit, when *Q*¹ turns on and discharges the voltage in the load capacitance, the discharge current flows through the ground lead inductance. This current pulse causes a voltage pulse across this inductance, at *B*, proportional to the load capacitance and Figure 17. Circuit and timing diagrams of printed circuit trace ground lead inductance, and inversely proportional to the If Q_2 is turned on and not changing, the pulse appears at its slightly faster than their resistorless counterparts, because output, *C*.

Bus driver circuits, such as the 74FCT244 which has eight voltage loss. bus drivers in one package, are the circuits that commonly have ground bounce problems. In their case, seven of their outputs (Q_1) 's) turn on at once, while one output (Q_2) remains **TTL LOGIC DESIGN TOOLS** low and transmits the ground bounce pulse. For a 74FCT244 in a PDIP package driving 50 pF loads, the load capacitance TTL became the standard logic for implementing digital sys-
is $7 \times 50 = 350$ pF and the ground inductance is 13 nH. The tems and new logic design methods develop is $7 \times 50 = 350$ pF and the ground inductance is 13 nH. The tems, and new logic design methods developed as its use be-
resulting ground bounce pulse may be as much as 1.5 V, with came widespread and the complexity of sys

output voltage charges the load capacitance. The lower the
voltage, the less charge in the capacitor and the smaller the
current pulse in the load inductance. The second method for
Ench not is driven by one gate. The total current pulse in the load inductance. The second method for
reducing ground bounce is to use small packages with low
lead inductance. This reduces the initial pulse and increases
the creament frequency. However, note that

Package Pushout Delay. Ground bounce has an effect on **Net-List Checking** gate delay called *package pushout delay*. During the ground
bounce pulse, the voltage available to the integrated circuit is
reduced by the magnitude of the pulse. This increases the de-
reduced by the magnitude of the pu ns. Smaller packages with lower inductances have lower package pushout values. The problem is that package pus- **Schematic Capture and Printed Circuit Layout Programs**

resulting ground bounce pulse may be as much as 1.5 V, with
a resonant frequency of approximately 70 MHz.
The first methods used pencil and paper. Logic was drawn on
First, minimize the output voltage of the gates. The TTL

mout is seldom specified. TTL is specified and tested with one
output switching. To know the worst-case delay, you need to
estimate the package pushout for the circuit you are using.
As an interesting note, resistor-output Once entered, the net list is generated automatically from the graphical design data entered. The schematic capture program has other advantages. When you change the schematic, you do not have to redraw it: the computer does it for you. Also, logic errors that would result in net-list errors can be found and corrected quickly. In fact, they can be found while you are drawing the schematic.

Printed circuits were initially designed manually. The traces on the printed circuit board were drawn on a piece of paper, called a layout. This is exacting work because what is on the layout will be printed on the printed circuit board in manufacturing. Computer programs called printed circuit layout programs were developed to simplify and streamline this process. A printed circuit layout program is a graphic editor for printed circuits. It has several advantages. Layouts can be modified without having to redraw the layout, and the computer is more precise than a manual layout. Also, these programs can check the layout against the net list. Some programs have automatic layout generators, called autorouters, that can automatically generate all the traces, given the net **Figure 19.** Diagram of a circuit with ground bounce. list and a list of the components to be connected.

The PLD extended the concept of logic design automation.

When John Birkner invented the programmable array logic

(PAL) device at Monolithic Memories (MMI) in 1976, he in-

(PAL) device at Monolithic Memories (MMI) in 19 lowed the PAL to become the market leader in programmable logic. **BIBLIOGRAPHY**

PALASM promoted a new TTL design method: design by logic Texas Instruments, Inc., 1973. equation. To program a PAL, you entered logic equations into 2. J. E. Buchanan, *CMOS/TTL Digital Systems Design,* New York: a PALASM program, and the programming hardware would
program the PAL to implement those equations. The PA- 3. Anonymous, Schottky and Low-Power Schottky Data Book, 2nd program the PAL to implement those equations. The PA- 3. Anonymous, *Schottky and Low-Power Schottky Da*
I ASM method of logic design by equation was the first widely ed., Sunnyvale, CA: Advanced Micro Devices, 1977. LASM method of logic design by equation was the first widely ed., Sunnyvale, CA: Advanced Micro Devices, 1977.
Last design by equation was the counting are the advanced Micro Devices, 1977. used example of logic synthesis. Terms in the equations cre-

⁴. Anonymous, *TTL Data Book*, Mountain View, Camera and Instrument Corp., 1978. ate logic gates and wire them together, but the equations

themselves look nothing like symbolic gates. The PALASM

program synthesizes logic gates from the equations. From

this beginning sprang the more advanced high-lev

In addition, PALASM provided another crucial feature: logic ing, MA: Addison-Wesley, 1961.

checking, In addition to entering the equations for the logic, 10. J. M. Rabaey, *Digital Integrated Circuits: A Design Perspectiv* checking. In addition to entering the equations for the logic, 10. J. M. Rabaey, *Digital Integrated Circuits: A*
Vergin Could enter test patterns for the logic. The test patterns Upper Saddle River, NJ: Prentice-Hall, 199 you could enter test patterns for the logic. The test patterns Upper Saddle River, NJ: Prentice-Hall, 1996.
consisted of input patterns and the expected outputs for those 11. M. Flynn and P. Low, Some remarks on system dev consisted of input patterns and the expected outputs for those AB AB . Flynn and P. Low, Some remarks on system development,
patterns. The designer could check the accuracy of the logic BB . Res. Develop., 11 (1), 1967.

The logic checking portion of the PALASM program ad-

vanced the concept of computer testing of logic designs before

manufacture. It performs testing by simulating the logic and

comparing the expected results against the hardware. Wiley, 1963.

TTL was introduced as a logic gate product line. Because of wood Cliffs, NJ: Prentice-Hall, 1995.

its wide use, it became an industry standard. Its electrical

input and output characteristics became an interface stan-

d with TTL continued, designs moved from using small, stan- 1995. dard TTL devices to PLDs, FPGAs, gate arrays, and microprocessors. TTL devices as design elements have moved into the $\begin{array}{ccc}\n\text{DAVID C. WYLAND}\n\text{backward. They now fill niches as glue logic and as support}\n\end{array}$ background. They now fill niches as glue logic and as support

PLDs and Logic Design Automation logic for their larger progeny. In this role, they remain impor-

- **The PALASM Program and Logic Synthesis** 1. Annonymous, *The TTL Data Book for Design Engineers,* Dallas:
	-
	-
	-
	-
	-
	-
- New York: McGraw-Hill, 1963. **The PALASM Program and Logic Simulation** 9. M. V. Joyce and K. K. Clarke, *Transistor Circuit Analysis,* Read-
	-
	-
	-
	-
	-
	-
	-
	-
	-
- 18. G. W. Neudeck, *The Bipolar Junction Transistor,* 2nd ed., Reading, MA: Addison-Wesley, 1989. **THE FUTURE OF TTL**
	- 19. B. G. Streetman, *Solid State Electronic Devices,* 4th ed., Engle-
	-
	-
	-